### Freescale Semiconductor Data Sheet: Technical Data

Document Number: MCF51MM256 Rev. 4, 10/2010

### An Energy-Efficient Solution from Freescale MCF51MM256/128

The MCF51MM256 series devices are members of the low-cost, low-power, high-performance ColdFire<sup>®</sup> V1 family of 32-bit microcontrollers (MCUs) designed for handheld metering devices.

Not all features are available in all devices or packages; see Table 2 for a comparison of features by device.

#### 32-Bit ColdFire V1 Central Processor Unit (CPU)

- Up to 50.33-MHz ColdFire CPU above 2.4 V and 40 MHz CPU above 2.1 V and 20 MHz CPU above 1.8 V across temperature range of -40°C to 105°C.
- ColdFire Instruction Set Revision C (ISA\_C).
- 32-bit multiply and accumulate (MAC) supports signed or unsigned integer or signed fractional inputs.

#### **On-Chip Memory**

- 256 K Flash comprised of two independent 128 K flash arrays; read/program/erase over full operating voltage and temperature; allows interrupt processing while programming. 32 Kbytes System Random-access memory (RAM).
- . Security circuitry to prevent unauthorized access to RAM and Flash contents.

#### **Power-Saving Modes**

- Two ultra-low power stop modes. Peripheral clock enable register can disable clocks to unused modules to reduce currents.
- Time of Day (TOD) Ultra low-power 1/4 sec counter with up to 64s timeout.
- Ultra-low power external oscillator that can be used in stop modes to provide accurate clock source to the TOD. 6 usec typical wake up time from stop3 mode.

#### **Clock Source Options**

- Oscillator (XOSC1) Loop-control Pierce oscillator; 32.768 kHz crystal or ceramic resonator dedicated for TOD operation.
- Oscillator (XOSC2) for high frequency crystal input for MCG reference to be used for system clock and USB operations.
- Multipurpose Clock Generator (MCG) PLL and FLL; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports CPU frequencies from 4 kHz to 50 MHz.

#### System Protection

- Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock.
- Low-voltage detection with reset or interrupt; selectable trip points;
- separate low voltage warning with optional interrupt; selectable trip points.
- Illegal opcode and illegal address detection with reset.
  Flash block protection for each array to prevent accidental write/erasure.
- Hardware CRC to support fast cyclic redundancy checks.

### **Development Support**

- Integrated ColdFire DEBUG\_Rev\_B+ interface with single wire BDM connection supports same electrical interface used by the S08 family debug modules.
- Real-time debug with 6 hardware breakpoints (4 PC, 1 address and 1 data).
- On-chip trace buffer provides programmable start/stop recording conditions.

### Peripherals

USB — Dual-role USB On-The-Go (OTG) device, supports USB in either device, host or OTG configuration. On-chip transceiver and 3.3V regulator





10mm x 10mm

help save system cost, fully compliant with USB Specification 2.0. Allows control, bulk, interrupt and isochronous transfers.

- SCIx Two serial communications interfaces with optional 13-bit break; option to connect Rx input to PRACMP output on SCI1 and SCI2; High current drive on Tx on SCI1 and SCI2; wake-up from stop3 on Rx edge. SPI1 Serial peripheral interface with 64-bit FIFO buffer; 16-bit or 8-bit data terrefare fault terreface with bit bit for 8-bit or 8-bit
- data transfers; full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting.
- SPI2 Serial peripheral interface with full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave
- mode; MSB-first or LSB-first shifting. IIC Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 11-bit addressing.
- CMT Carrier Modulator timer for remote control communications. Carrier generator, modulator and driver for dedicated infrared out (IRO). Can be used as an output compare timer. TPMx — Two 4-channel Timer/PWM Module; Selectable input capture,
- output compare, or buffered edge- or center-aligned PWM on each channel; external clock input/pulse accumulator.
- Mini-FlexBus Multi-function external bus interface with user programmable chip selects and the option to multiplex address and data lines
- **PRACMP** Analog comparator with selectable interrupt; compare option to programmable internal reference voltage; operation in stop3.

#### Measurement Engine

- ADC16 16-bit successive approximation ADC with up to 4 dedicated differential channels and 8 single-ended channels; range compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6 V to 1.8 V, Configurable hardware trigger for 8 Channel select and result registers.
- PDB Programmable delay block with 16-bit counter and modulus and prescale to set reference clock to bus divided by 1 to bus divided by 2048; 8 trigger outputs for ADC module provides periodic coordination of ADC sampling sequence with sequence completion interrupt; Back-to-Back mode and Timed mode.
- DAC 12-bit resolution; 16-word data buffers with configurable watermark.
- **OPAMPx** 2 flexible operational amplifiers configurable for general operations; Low offset and temperature drift.
- TRIAMPx 2 trans-impedance amplifiers dedicated for converting current inputs into voltages.

#### Input/Output

- Up to 68 GPIOs and 1 output-only pin. Voltage Reference output (VREFO).
- Dedicated infrared output pinwith high current sink capability.
- Up to 16 KBI pins with selectable polarity.
- Up to 16 pins of rapid general purpose I/O.



**Efficient Solutions** optimized for low pow



© Freescale Semiconductor, Inc., 2009-2010. All rights reserved.

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

## **Table of Contents**

### List of Topics

| 1 | Featu |  |
|---|-------|--|
| 2 | Pinou | Its and Pin Assignments7                               |
|   | 2.1   | 104-Pin MAPBGA   |
|   | 2.2   | 100-Pin LQFP   |
|   | 2.3   | 81-Pin MAPBGA  |
|   | 2.4   | 80-Pin LQFP  |
|   | 2.5   | Pin Assignments  |
| 3 | Elect | rical Characteristics                                  |
|   | 3.1   | Parameter Classification                               |
|   | 3.2   | Absolute Maximum Ratings16                             |
|   | 3.3   | Thermal Characteristics                                |
|   | 3.4   | ESD Protection Characteristics                         |
|   | 3.5   | DC Characteristics                                     |
|   | 3.6   | Supply Current Characteristics                         |
|   | 3.7   | PRACMP Electricals                                     |
|   | 3.8   | 12-Bit DAC Electricals                                 |
|   | 3.9   | ADC Characteristics                                    |
|   | 3.10  | MCG and External Oscillator (XOSC) Characteristics .37 |
|   | 3.11  | Mini-FlexBus Timing Specifications                     |
|   | 3.12  | AC Characteristics                                     |
|   |       | 3.12.1 Control Timing                                  |
|   |       | 3.12.2 TPM Timing                                      |
|   | 3.13  | SPI Characteristics                                    |
|   | 3.14  | Flash Specifications                                   |
|   | 3.15  | USB Electricals  |
|   | 3.16  | VREF Electrical Specifications                         |
|   | 3.17  | TRIAMP Electrical Parameters                           |
|   | 3.18  | OPAMP Electrical Parameters                            |
| 4 | Orde  | ring Information                                       |
|   | 4.1   | Part Numbers   |
|   | 4.2   | Package Information                                    |
|   | 4.3   | Mechanical Drawings                                    |
| 5 | Revis | sion History   |

### List of Figures

| Figure 1.MCF51MM256/128 Block Diagram 4              |
|--|
| Figure 2.104-Pin MAPBGA 7                            |
| Figure 3.100-Pin LQFP 8                              |
| Figure 4.81-Pin MAPBGA 9                             |
| Figure 5.80-Pin LQFP 10                              |
| Figure 6. Stop IDD versus Temperature                |
| Figure 7. Offset at Half Scale vs Temperature        |
| Figure 8. ADC Input Impedance Equivalency Diagram 31 |
| Figure 9. Mini-FlexBus Read Timing 40                |
| Figure 10.Mini-FlexBus Write Timing 41               |
| Figure 11.Reset Timing 43                            |

| Figure | 12.IRQ/KBIPx Timing 4                      | 3  |
|--------|--|----|
| Figure | 13.Timer External Clock 4                  | 4  |
| Figure | 14.Timer Input Capture Pulse 4             | 4  |
| Figure | 15.SPI Master Timing (CPHA = 0) 4          | 6  |
| Figure | 16.SPI Master Timing (CPHA = 1) 4          | 6  |
| Figure | 17.SPI Slave Timing (CPHA = 0) 4           | 7  |
| Figure | 18.SPI Slave Timing (CPHA = 1) 4           | 7  |
| Figure | 19. Typical VREF Output vs. Temperature 5  | 51 |
| Figure | 20.Typical VREF Output vs. V <sub>DD</sub> | 51 |

### **List of Tables**

| Table 1. MCF51MM256/128 Features by MCU and Package 3   |
|---|
| Table 2. MCF51MM256/128 Functional Units  |
| Table 3. Package Pin Assignments    11  |
| Table 4. Parameter Classifications   15   |
| Table 5. Absolute Maximum Ratings   |
| Table 6. Thermal Characteristics.    17   |
| Table 7. ESD and Latch-up Test Conditions    18   |
| Table 8. ESD and Latch-Up Protection Characteristics  |
| Table 9. DC Characteristics.    20  |
| Table 10.Supply Current Characteristics    23   |
| Table 11. Typical Stop Mode Adders.    25   |
| Table 12.PRACMP Electrical Specifications    27   |
| Table 13.DAC 12LV Operating Requirements    27  |
| Table 14.DAC 12-Bit Operating Behaviors    27   |
| Table 15.16-Bit ADC Operating Conditions    29  |
| Table 16.16-Bit SAR ADC Characteristics full operating range  |
| (VREFH = $V_{DDA}$ , > 1.8, VREFL = VSSA $\leq$ 8 MHz, -40 to 85  |
| °C)   |
| Table 17.16-bit SAR ADC Characteristics full operating range  |
|   |
| (VREFH = VDDA, $\geq$ 2.7 V, VREFL = VSSA, f <sub>ADACK</sub> $\leq$ 4 MHz,   |
| ADHSC = 1)  |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42  |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44   |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44Table 23.SPI Timing45  |
| ADHSC = 1)       35         Table 18.MCG (Temperature Range = -40 to 105°C Ambient)       37         Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)       38         Table 20.Mini-FlexBus AC Timing Specifications       40         Table 21.Control Timing       42         Table 22.TPM Input Timing       44         Table 23.SPI Timing       45         Table 24.Flash Characteristics       48   |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44Table 23.SPI Timing45Table 24.Flash Characteristics48Table 25.Internal USB 3.3 V Voltage Regulator Characteristics49   |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44Table 23.SPI Timing45Table 24.Flash Characteristics48Table 25.Internal USB 3.3 V Voltage Regulator Characteristics49Table 26.VREF Electrical Specifications50  |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44Table 23.SPI Timing45Table 24.Flash Characteristics48Table 25.Internal USB 3.3 V Voltage Regulator Characteristics49Table 26.VREF Electrical Specifications50Table 27.VREF Limited Range Operating Behaviors50   |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44Table 23.SPI Timing45Table 24.Flash Characteristics48Table 25.Internal USB 3.3 V Voltage Regulator Characteristics49Table 26.VREF Electrical Specifications50Table 27.VREF Limited Range Operating Behaviors50Table 28.TRIAMP Characteristics 1.8–3.6 V, -40°C~105°C52   |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44Table 23.SPI Timing45Table 24.Flash Characteristics48Table 25.Internal USB 3.3 V Voltage Regulator Characteristics49Table 26.VREF Electrical Specifications50Table 27.VREF Limited Range Operating Behaviors50Table 28.TRIAMP Characteristics 1.8–3.6 V, -40°C~105°C52Table 29.OPAMP Characteristics 1.8–3.6 V53 |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44Table 23.SPI Timing45Table 24.Flash Characteristics48Table 25.Internal USB 3.3 V Voltage Regulator Characteristics49Table 26.VREF Electrical Specifications50Table 27.VREF Limited Range Operating Behaviors50Table 28.TRIAMP Characteristics 1.8–3.6 V, -40°C~105°C52Table 30.Orderable Part Number Summary55   |
| ADHSC = 1)35Table 18.MCG (Temperature Range = -40 to 105°C Ambient)37Table 19.XOSC (Temperature Range = -40 to 105°C Ambient)38Table 20.Mini-FlexBus AC Timing Specifications40Table 21.Control Timing42Table 22.TPM Input Timing44Table 23.SPI Timing45Table 24.Flash Characteristics48Table 25.Internal USB 3.3 V Voltage Regulator Characteristics49Table 26.VREF Electrical Specifications50Table 27.VREF Limited Range Operating Behaviors50Table 28.TRIAMP Characteristics 1.8–3.6 V, -40°C~105°C52Table 29.OPAMP Characteristics 1.8–3.6 V53 |

## 1 Features

The following table provides a cross-comparison of the features of the MCF51MM256/128 according to package.

| Feature   |     | MCF51M       | MCF51MM128        |                   |                   |                   |  |  |  |
|---|-----|--------------|-------------------|-------------------|-------------------|-------------------|--|--|--|
| FLASH Size (bytes)                                |     | 2621         |                   | 131072            |                   |                   |  |  |  |
| RAM Size (bytes)                                  |     | 32K          |                   |                   |                   |                   |  |  |  |
| Pin Quantity                                      | 81  | 80           | 81                | 80                |                   |                   |  |  |  |
| Programmable Analog Comparator (PRACMP)           | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Debug Module (DBG)                                | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Multipurpose Clock Generator (MCG)                | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Inter-Integrated Communication (IIC)              | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Interrupt Request Pin (IRQ)                       | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Keyboard Interrupt (KBI)                          | 16  | 16           | 16                | 16                | 16                | 16                |  |  |  |
| Digital General Purpose I/O <sup>1</sup>          | 69  | 65           | 48                | 47                | 48                | 47                |  |  |  |
| Dedicated Analog Input Pins                       | 14  | 14           | 14                | 14                | 14                | 14                |  |  |  |
| Power and Ground Pins                             | 8   | 8            | 8                 | 8                 | 8                 | 8                 |  |  |  |
| Time Of Day (TOD)                                 | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Serial Communications (SCI1)                      | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Serial Communications (SCI2)                      | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Serial Peripheral Interface (SPI1(FIFO))          | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Serial Peripheral Interface(SPI2)                 | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Carrier Modulator Timer Pin (IRO)                 | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| TPM Input Clock Pin (TPMCLK)                      | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| TPM1 Channels                                     | 4   | 4            | 4                 | 4                 | 4                 | 4                 |  |  |  |
| TPM2 Channels                                     | 4   | 4            | 4                 | 4                 | 4                 | 4                 |  |  |  |
| XOSC1   | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| XOSC2   | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| USB On-the-Go                                     | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Mini-FlexBus                                      | yes | yes          | DATA <sup>2</sup> | DATA <sup>2</sup> | DATA <sup>2</sup> | DATA <sup>2</sup> |  |  |  |
| Rapid GPIO  | 16  | 16           | 9                 | 9                 | 9                 | 9                 |  |  |  |
| MEASUREMENT ENGINE                                |     |              |                   |                   |                   |                   |  |  |  |
| Programmable Delay Block (PDB)                    | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| 16-Bit SAR ADC Differential Channels <sup>3</sup> | 4   | 4            | 4                 | 4                 | 4                 | 4                 |  |  |  |
| 16-Bit SAR ADC Single-Ended Channels              | 8   | 8            | 8                 | 8                 | 8                 | 8                 |  |  |  |
| DAC Ouput Pin (DACO)                              | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
|   | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |
| Voltage Reference Output Pin (VREFO)              | yoo | <i>J</i> = = | ,                 | 5                 | -                 | •                 |  |  |  |
| General Purpose Operational Amplifier (OPAMP)     | yes | yes          | yes               | yes               | yes               | yes               |  |  |  |

Table 1. MCF51MM256/128 Features by MCU and Package

<sup>1</sup> Port I/O count does not include BLMS, BKGD and IRQ. BLMS and BKGD are Output only, IRQ is input only.

<sup>2</sup> The 80/81 pin packages contain the Mini-FlexBus data pins to support an 8-bit data bus interface to external peripherals.

<sup>3</sup> Each differential channel is comprised of 2 pin inputs.

#### Features





The following table describes the functional units of the MCF51MM256/128.

| Unit  | Function   |  |  |  |  |  |
|---|--|--|--|--|--|--|
|   | DAC (digital to analog converter) — Used to output voltage levels.   |  |  |  |  |  |
|   | 16-BIT SAR ADC (analog-to-digital converter) — Measures analog voltages at up to 16 bits of resolution. The ADC has up to four differential and 8 single-ended inputs.                       |  |  |  |  |  |
| Measurement Engine                            | OPAMP — General purpose op amp used for signal filtering or amplification.   |  |  |  |  |  |
|   | TRIAMP —- Transimpedance amplifier optimized for converting small currents into voltages.  |  |  |  |  |  |
|   | Measurement Engine PDB — The measurement engine PDB is used to precisely trigger the DAC and the ADC modules to complete sensor biasing and measuring.                                       |  |  |  |  |  |
| Mini-FlexBus                                  | Provides expansion capability for off-chip memory and peripherals.   |  |  |  |  |  |
| USB On-the-Go                                 | Supports the USB On-the-Go dual-role controller.   |  |  |  |  |  |
| CMT (Carrier Modulator Timer)                 | Infrared output used for the Remote Controller operation.  |  |  |  |  |  |
| MCG (Multipurpose Clock Generator)            | Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources.                                |  |  |  |  |  |
| BDM (Background Debug Module)                 | Provides single pin debugging interface (part of the V1 ColdFire core).  |  |  |  |  |  |
| CF1 CORE (V1 ColdFire Core)                   | Executes programs and interrupt handlers.  |  |  |  |  |  |
| PRACMP  | Analog comparators for comparing external analog signals against each other, or a variety of reference levels.   |  |  |  |  |  |
| COP (Computer Operating Properly)             | Software Watchdog.   |  |  |  |  |  |
| IRQ (Interrupt Request)                       | Single-pin high-priority interrupt (part of the V1 ColdFire core).   |  |  |  |  |  |
| CRC (Cyclic Redundancy Check)                 | High-speed CRC calculation.  |  |  |  |  |  |
| DBG (Debug)                                   | Provides debugging and emulation capabilities (part of the V1 ColdFire. core)  |  |  |  |  |  |
| FLASH (Flash Memory)                          | Provides storage for program code, constants, and variables.   |  |  |  |  |  |
| IIC (Inter-integrated Circuits)               | Supports standard IIC communications protocol and SMBus.   |  |  |  |  |  |
| INTC (Interrupt Controller)                   | Controls and prioritizes all device interrupts.  |  |  |  |  |  |
| KBI1 & KBI2                                   | Keyboard Interfaces 1 and 2.   |  |  |  |  |  |
| LVD (Low-voltage Detect)                      | Provides an interrupt to theColdFire V1 CORE in the event that the supply voltage drops below a critical value. The LVD can also be programmed to reset the device upon a low voltage event. |  |  |  |  |  |
| VREF (Voltage Reference)                      | The Voltage Reference output is available for both on- and off-chip use.   |  |  |  |  |  |
| RAM (Random-Access Memory)                    | Provides stack and variable storage.   |  |  |  |  |  |
| RGPIO (Rapid General-purpose<br>Input/output) | Allows for I/O port access at CPU clock speeds. RGPIO is used to implement GPIO functionality.   |  |  |  |  |  |

### Table 2. MCF51MM256/128 Functional Units

### Features

| Table 2. MCF51MM256/128 Functional Units (continued) |
|--|
|--|

| Unit  | Function   |  |  |  |  |  |
|---|--|--|--|--|--|--|
| SCI1, SCI2 (Serial Communications<br>Interfaces)    | Serial communications UARTs capable of supporting RS-232 and LIN protocols.  |  |  |  |  |  |
| SIM (system integration unit)                       |  |  |  |  |  |  |
| SPI1 (FIFO), SPI2 (Serial Peripheral<br>Interfaces) | SPI1 and SPI2 provide standard master/slave capability. SPI contains a FIFO buffer in order to increase the throughput for this peripheral.            |  |  |  |  |  |
| TPM1, TPM2 (Timer/PWM Module)                       | Timer/PWM module can be used for a variety of generic timer operations as well as pulse-width modulation.  |  |  |  |  |  |
| VREG (Voltage Regulator)                            | Controls power management across the device.   |  |  |  |  |  |
| XOSC1 and XOSC2 (Crystal Oscillators)               | These devices incorporate redundant crystal oscillators. One is intended primarily for use by the TOD, and the other by the CPU and other peripherals. |  |  |  |  |  |

### 2.1 104-Pin MAPBGA

The following figure shows the 104-pin MAPBGA pinout configuration.

|   | 1       | 2     | 3      | 4      | 5      | 6    | 7    | 8       | 9    | 10   | 11   |   |
|---|---------|-------|--------|--------|--------|------|------|---------|------|------|------|---|
| Α | PTF6    | PTF7  | USB_DP | USB_DM | VUSB33 | PTF4 | PTF3 | FB_AD12 | PTJ7 | PTJ5 | PTJ4 | A |
| в | PTG0    | PTA0  | PTG3   | VBUS   | PTF5   | PTJ6 | PTH0 | PTE5    | PTF0 | PTF1 | PTF2 | в |
| С | IRO     | PTG4  | PTA6   | PTG2   | PTG6   | PTG5 | PTG7 | PTH1    | PTE4 | PTE6 | PTE7 | с |
| D | PTA5    | PTA4  | PTB1   | VDD1   |        | VDD2 |      | VDD3    | PTA1 | PTE3 | PTE2 | D |
| Е | VSSA    | PTA7  | PTB0   |        |        |      |      |         | PTA2 | PTJ3 | PTE1 | E |
| F | VREFL   | INP1- | INP2-  | PTG1   |        |      |      | PTC7    | PTJ2 | PTJ0 | PTJ1 | F |
| G | TRIOUT1 | OUT1  | OUT2   |        |        |      |      |         | PTD5 | PTD7 | PTE0 | G |
| н | VINP1   | VINN1 | PTA3   | VSS1   |        | VSS2 |      | VSS3    | PTD4 | PTD3 | PTD2 | н |
| J | DADP0   | DADM0 | PTH7   | PTH6   | PTH4   | PTH3 | PTH2 | PTD6    | PTC2 | PTC0 | PTC1 | J |
| к | VINP2   | VINN2 | DADP1  | PTH5   | PTB6   | PTB7 | PTC3 | PTD1    | PTC4 | PTC5 | PTC6 | к |
| L | TRIOUT2 | DACO  | DADM1  | VREFO  | VREFH  | VDDA | PTB3 | PTB2    | PTD0 | PTB5 | PTB4 | L |
|   | 1       | 2     | 3      | 4      | 5      | 6    | 7    | 8       | 9    | 10   | 11   | - |

Figure 2. 104-Pin MAPBGA

### 2.2 100-Pin LQFP

The following figure shows the 100-pin LQFP pinout configuration.



### 2.3 81-Pin MAPBGA

The following figure shows the 81-pin MAPBGA pinout configuration.

|   | 1     | 2       | 3       | 4      | 5     | 6      | 7    | 8    | 9    | _ |
|---|-------|---------|---------|--------|-------|--------|------|------|------|---|
| Α | IRO   | PTG0    | PTF6    | USB_DP | VBUS  | VUSB33 | PTF4 | PTF3 | PTE4 | A |
| в | PTF7  | PTA0    | PTG1    | USB_DM | PTF5  | PTE7   | PTF1 | PTF0 | PTE3 | в |
| С | PTA4  | PTA5    | PTA6    | PTA1   | PTF2  | PTE6   | PTE5 | PTE2 | PTE1 | с |
| D | INP1- | PTA7    | PTB0    | PTB1   | PTA2  | PTA3   | PTD5 | PTD7 | PTE0 | D |
| E | OUT1  | VINN1   | OUT2    | VDD2   | VDD3  | VDD1   | PTD2 | PTD3 | PTD6 | E |
| F | VINP1 | TRIOUT1 | INP2-   | VSS2   | VSS3  | VSS1   | PTB7 | PTC7 | PTD4 | F |
| G | DADP0 | DACO    | TRIOUT2 | VINN2  | VREFO | PTB6   | PTC0 | PTC1 | PTC2 | G |
| н | DADM0 | DADM1   | DADP1   | VINP2  | PTC3  | PTC4   | PTD0 | PTC5 | PTC6 | н |
| J | VSSA  | VREFL   | VREFH   | VDDA   | PTB2  | PTB3   | PTD1 | PTB4 | PTB5 | J |
|   | 1     | 2       | 3       | 4      | 5     | 6      | 7    | 8    | 9    | • |

Figure 4. 81-Pin MAPBGA

### 2.4 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.



Figure 5. 80-Pin LQFP

## 2.5 Pin Assignments

|            | Package  |           |         |                     |                    |                |                |                        |
|------------|----------|-----------|---------|---------------------|--------------------|----------------|----------------|------------------------|
| 104 MAPBGA | 100 LQFP | 81 MAPBGA | 80 LQFP | Default<br>Function | Alternate<br>1     | Alternate<br>2 | Alternate<br>3 | Composite Pin Name     |
| B2         | 1        | B2        | 1       | PTA0                | FB_D2              | SS1            | _              | PTA0/FB_D2/SS1         |
| C1         | 2        | A1        | 2       | IRO                 | _                  | —              | -              | IRO                    |
| C6         | 3        | _         |         | PTG5                | $FB_R\overline{W}$ | _              | _              | PTG5/FB_RW             |
| C5         | 4        | _         |         | PTG6                | FB_AD19            | _              | _              | PTG6/FB_AD19           |
| C7         | 5        |           | —       | PTG7                | FB_AD18            |                | _              | PTG7/FB_AD18           |
| B7         | 6        | _         |         | PTH0                | FB_OE              | _              | _              | PTH0/FB_OE             |
| C8         | 7        | _         |         | PTH1                | FB_D0              | —              | _              | PTH1/FB_D0             |
| D9         | 8        | C4        | 3       | PTA1                | KBI1P0             | TX1            | FB_D1          | PTA1/KBI1P0/TX1/FB_D1  |
| E9         | 9        | D5        | 4       | PTA2                | KBI1P1             | RX1            | ADP4           | PTA2/KBI1P1/RX1/ADP4   |
| H3         | 10       | D6        | 5       | PTA3                | KBI1P2             | FB_D6          | ADP5           | PTA3/KBI1P2/FB_D6/ADP5 |
| D2         | 11       | C1        | 6       | PTA4                | INP1+              | —              | -              | PTA4/INP1+             |
| D1         | 12       | C2        | 7       | PTA5                | _                  | _              | _              | PTA5                   |
| C3         | 13       | C3        | 8       | PTA6                | _                  | —              | _              | PTA6                   |
| E2         | 14       | D2        | 9       | PTA7                | INP2+              | —              | -              | PTA7/INP2+             |
| E3         | 15       | D3        | 10      | PTB0                | —                  | —              | _              | PTB0                   |
| D3         | 16       | D4        | 11      | PTB1                | BLMS               | —              | _              | PTB1/BLMS              |
| E1         | 17       | J1        | 12      | VSSA                | _                  |                | _              | VSSA                   |
| F1         | 18       | J2        | 13      | VREFL               | _                  | _              | _              | VREFL                  |
| F2         | 19       | D1        | 14      | INP1-               | _                  | _              |                | INP1-                  |
| G2         | 20       | E1        | 15      | OUT1                | _                  | —              | -              | OUT1                   |
| G1         | 21       | F2        | 16      | DADP2               | TRIOUT1            | —              | _              | DADP2/TRIOUT1          |
| H1         | 22       | F1        | 17      | VINP1               | _                  | _              | _              | VINP1                  |
| H2         | 23       | E2        | 18      | DADM2               | VINN1              |                | _              | DADM2/VINN1            |
| F3         | 24       | F3        | 19      | INP2-               | —                  | —              | —              | INP2-                  |
| G3         | 25       | E3        | 20      | OUT2                | _                  |                |                | OUT2                   |
| L2         | 26       | G2        | 21      | DACO                | —                  | —              | —              | DACO                   |
| L1         | 27       | G3        | 22      | DADP3               | TRIOUT2            |                | —              | DADP3/TRIOUT2          |
| K1         | 28       | H4        | 23      | VINP2               | —                  | —              | —              | VINP2                  |
| K2         | 29       | G4        | 24      | DADM3               | VINN2              | _              |                | DADM3/VINN2            |
| -          |          | -         |         |                     |                    | -              |                |                        |

Table 3. Package Pin Assignments

| Package    |          |           |         |                     |                |                |                |                             |
|------------|----------|-----------|---------|---------------------|----------------|----------------|----------------|-----------------------------|
| 104 MAPBGA | 100 LQFP | 81 MAPBGA | 80 LQFP | Default<br>Function | Alternate<br>1 | Alternate<br>2 | Alternate<br>3 | Composite Pin Name          |
| J1         | 30       | G1        | 25      | DADP0               | —              | —              | —              | DADP0                       |
| J2         | 31       | H1        | 26      | DADM0               | _              | —              |                | DADM0                       |
| L4         | 32       | G5        | 27      | VREFO               | —              | —              | _              | VREFO                       |
| K3         | 33       | H3        | 28      | DADP1               | —              | —              | _              | DADP1                       |
| L3         | 34       | H2        | 29      | DADM1               | —              | —              | _              | DADM1                       |
| L5         | 35       | J3        | 30      | VREFH               | —              | —              | _              | VREFH                       |
| L6         | 36       | J4        | 31      | VDDA                | —              | —              | _              | VDDA                        |
| H6         | 37       | F4        | 32      | VSS2                | —              | —              | _              | VSS2                        |
| L8         | 38       | J5        | 33      | PTB2                | EXTAL1         | —              |                | PTB2/EXTAL1                 |
| L7         | 39       | J6        | 34      | PTB3                | XTAL1          | —              | _              | PTB3/XTAL1                  |
| D6         | 40       | E4        | 35      | VDD2                | —              | —              | _              | VDD2                        |
| L11        | 41       | J8        | 36      | PTB4                | EXTAL2         | —              | _              | PTB4/EXTAL2                 |
| L10        | 42       | J9        | 37      | PTB5                | XTAL2          | —              | _              | PTB5/XTAL2                  |
| K5         | 43       | G6        | 38      | PTB6                | KBI1P3         | RGPIOP0        | FB_AD17        | PTB6/KBI1P3/RGPIOP0/FB_AD17 |
| K6         | 44       | F7        | 39      | PTB7                | KBI1P4         | RGPIOP1        | FB_AD0         | PTB7/KBI1P4/RGPIOP1/FB_AD0  |
| J7         | 45       | —         | —       | PTH2                | RGPIOP2        | FB_D7          | _              | PTH2/RGPIOP2/FB_D7          |
| J6         | 46       |           | —       | PTH3                | RGPIOP3        | FB_D6          | _              | PTH3/RGPIOP3/FB_D6          |
| J5         | 47       |           | —       | PTH4                | RGPIOP4        | FB_D5          | _              | PTH4/RGPIOP4/FB_D5          |
| K4         | 48       |           | —       | PTH5                | RGPIOP5        | FB_D4          | _              | PTH5/RGPIOP5/FB_D4          |
| J4         | 49       |           | —       | PTH6                | RGPIOP6        | FB_D3          | _              | PTH6/RGPIOP6/FB_D3          |
| J3         | 50       |           | —       | PTH7                | RGPIOP7        | FB_D2          | _              | PTH7/RGPIOP7/FB_D2          |
| J10        | 51       | G7        | 40      | PTC0                | MOSI2          | FB_OE          | FB_CS0         | PTC0/MOSI2/FB_OE/FB_CS0     |
| J11        | 52       | G8        | 41      | PTC1                | MISO2          | FB_D0          | FB_AD1         | PTC1/MISO2/FB_D0/FB_AD1     |
| J9         | 53       | G9        | 42      | PTC2                | KBI1P5         | SPSCK2         | ADP6           | PTC2/KBI1P5/SPSCK2/ADP6     |
| K7         | 54       | H5        | 43      | PTC3                | KBI1P6         | SS2            | ADP7           | PTC3/KBI1P6/SS2/ADP7        |
| K9         | 55       | H6        | 44      | PTC4                | KBI1P7         | CMPP0          | ADP8           | PTC4/KBI1P7/CMPP0/ADP8      |
| K10        | 56       | H8        | 45      | PTC5                | KBI2P0         | CMPP1          | ADP9           | PTC5/KBI2P0/CMPP1/ADP9      |
| K11        | 57       | H9        | 46      | PTC6                | KBI2P1         | PRACMPO        | ADP10          | PTC6/KBI2P1/PRACMPO/ADP10   |
| F8         | 58       | F8        | 47      | PTC7                | KBI2P2         | CLKOUT         | ADP11          | PTC7/KBI2P2/CLKOUT/ADP11    |
| L9         | 59       | H7        | 48      | PTD0                | BKGD           | MS             |                | PTD0/BKGD/MS                |
| K8         | 60       | J7        | 49      | PTD1                | CMPP2          | RESET          | —              | PTD1/CMPP2/RESET            |

| Package    |          |           |         |                     |                    |                 |                |                                     |
|------------|----------|-----------|---------|---------------------|--------------------|-----------------|----------------|-------------------------------------|
| 104 MAPBGA | 100 LQFP | 81 MAPBGA | 80 LQFP | Default<br>Function | Alternate<br>1     | Alternate<br>2  | Alternate<br>3 | Composite Pin Name                  |
| H11        | 61       | E7        | 50      | PTD2                | USB_ALTCLK         | RGPIOP8         | TPM1CH0        | PTD2/USB_ALTCLK/RGPIOP8/TPM1CH0     |
| H10        | 62       | E8        | 51      | PTD3                | USB_PULLUP<br>(D+) | RGPIOP9         | TPM1CH1        | PTD3/USB_PULLUP(D+)/RGPIOP9/TPM1CH1 |
| H9         | 63       | F9        | 52      | PTD4                | SDA                | RGPIOP10        | TPM1CH2        | PTD4/SDA/RGPIOP10/TPM1CH2           |
| G9         | 64       | D7        | 53      | PTD5                | SCL                | RGPIOP11        | TPM1CH3        | PTD5/SCL/RGPIOP11/TPM1CH3           |
| J8         | 65       | E9        | 54      | PTD6                | USB_ALTCLK         | TX1             |                | PTD6/USB_ALTCLK/TX1                 |
| G10        | 66       | D8        | 55      | PTD7                | USB_PULLUP<br>(D+) | RX1             | _              | PTD7/USB_PULLUP(D+) /RX1            |
| G11        | 67       | D9        | 56      | PTE0                | KBI2P3             | FB_ALE          | FB_CS1         | PTE0/KBI2P3/FB_ALE/FB_CS1           |
| F10        | 68       | —         | —       | PTJ0                | FB_AD2             | —               | _              | PTJ0/FB_AD2                         |
| F11        | 69       |           | —       | PTJ1                | FB_AD3             | —               |                | PTJ1/FB_AD3                         |
| F9         | 70       | —         | —       | PTJ2                | FB_AD4             | —               |                | PTJ2/FB_AD4                         |
| E10        | 71       | —         | —       | PTJ3                | RGPIOP12           | FB_AD5          |                | PTJ3/RGPIOP12/FB_AD5                |
| E11        | 72       | C9        | 57      | PTE1                | KBI2P4             | RGPIOP13        | FB_AD6         | PTE1/KBI2P4/RGPIOP13/FB_AD6         |
| D11        | 73       | C8        | 58      | PTE2                | KBI2P5             | RGPIOP14        | FB_AD7         | PTE2/KBI2P5/RGPIOP14/FB_AD7         |
| D10        | 74       | B9        | 59      | PTE3                | KBI2P6             | FB_AD8          | _              | PTE3/KBI2P6/FB_AD8                  |
| C9         | 75       | A9        | 60      | PTE4                | CMPP3              | TPMCLK          | IRQ            | PTE4/CMPP3/TPMCLK/IRQ               |
| H8         | 76       | F5        | 61      | VSS3                | _                  | _               |                | VSS3                                |
| D8         | 77       | E5        | 62      | VDD3                | _                  |                 | _              | VDD3                                |
| B8         | 78       | C7        | 63      | PTE5                | FB_D7              | USB_<br>SESSVLD | TX2            | PTE5/FB_D7/USB_SESSVLD/TX2          |
| C10        | 79       | C6        | 64      | PTE6                | FB_RW              | USB_<br>SESSEND | RX2            | PTE6/FB_RW/USB_SESSEND/RX2          |
| C11        | 80       | B6        | 65      | PTE7                | USB_<br>VBUSVLD    | TPM2CH3         | _              | PTE7/USB_VBUSVLD/TPM2CH3            |
| B9         | 81       | B8        | 66      | PTF0                | USB_ID             | TPM2CH2         | _              | PTF0/USB_ID/TPM2CH2                 |
| B10        | 82       | B7        | 67      | PTF1                | RX2                | USB_DP_D<br>OWN | TPM2CH1        | PTF1/RX2/USB_DP_DOWN/TPM2CH1        |
| B11        | 83       | C5        | 68      | PTF2                | TX2                | USB_DM_<br>DOWN | TPM2CH0        | PTF2/TX2/USB_DM_DOWN/TPM2CH0        |
| A11        | 84       | —         |         | PTJ4                | RGPIOP15           | FB_AD16         | —              | PTJ4/RGPIOP15/FB_AD16               |
| A10        | 85       | —         | —       | PTJ5                | FB_AD15            | —               | —              | PTJ5/FB_AD15                        |
| B6         | 86       | _         | —       | PTJ6                | FB_AD14            | —               | —              | PTJ6/FB_AD14                        |
| A9         | 87       | —         | —       | PTJ7                | FB_AD13            | —               | —              | PTJ7/FB_AD13                        |

|            | Pacl     | kage      |         |                     |                 |                |                |                          |
|------------|----------|-----------|---------|---------------------|-----------------|----------------|----------------|--------------------------|
| 104 MAPBGA | 100 LQFP | 81 MAPBGA | 80 LQFP | Default<br>Function | Alternate<br>1  | Alternate<br>2 | Alternate<br>3 | Composite Pin Name       |
| A8         | 88       |           | —       | FB_AD12             | —               | _              |                | FB_AD12                  |
| A7         | 89       | A8        | 69      | PTF3                | SCL             | FB_D5          | FB_AD11        | PTF3/SCL/FB_D5/FB_AD11   |
| A6         | 90       | A7        | 70      | PTF4                | SDA             | FB_D4          | FB_AD10        | PTF4/SDA/FB_D4/FB_AD10   |
| B5         | 91       | B5        | 71      | PTF5                | KBI2P7          | FB_D3          | FB_AD9         | PTF5/KBI2P7/FB_D3/FB_AD9 |
| A5         | 92       | A6        | 72      | VUSB33              | _               | _              | _              | VUSB33                   |
| A4         | 93       | B4        | 73      | USB_DM              | _               | _              | _              | USB_DM                   |
| A3         | 94       | A4        | 74      | USB_DP              | _               | _              | —              | USB_DP                   |
| B4         | 95       | A5        | 75      | VBUS                | _               |                |                | VBUS                     |
| H4         | 96       | F6        | 76      | VSS1                | _               | _              | _              | VSS1                     |
| D4         | 97       | E6        | 77      | VDD1                | _               | _              | _              | VDD1                     |
| A1         | 98       | A3        | 78      | PTF6                | MOSI1           | _              | _              | PTF6/MOSI1               |
| A2         | 99       | B1        | 79      | PTF7                | MISO1           | _              | _              | PTF7/MISO1               |
| B1         | 100      | A2        | 80      | PTG0                | SPSCK1          | _              |                | PTG0/SPSCK1              |
| F4         | _        | A1        |         | PTG1                | USB_<br>SESSEND | _              | —              | PTG1/USB_SESSEND         |
| C4         | -        | _         | _       | PTG2                | USB_DM_<br>DOWN |                | _              | PTG2/USB_DM_DOWN         |
| В3         | _        | _         | _       | PTG3                | USB_DP_<br>DOWN |                | _              | PTG3/USB_DP_DOWN         |
| C2         | —        | —         | —       | PTG4                | USB_SESSVLD     | _              |                | PTG4/USB_SESSVLD         |

Table 3. Package Pin Assignments (continued)

This section contains electrical specification tables and reference timing diagrams for the MCF51MM256/128 microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

### NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

### 3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

| Ρ | Those parameters are guaranteed during production testing on each individual device.   |
|---|--|
| С | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.  |
| т | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations.  |

### **Table 4. Parameter Classifications**

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

| # | Rating  | Symbol           | Value                         | Unit |
|---|---|------------------|-------------------------------|------|
| 1 | Supply voltage  | V <sub>DD</sub>  | -0.3 to +3.8                  | V    |
| 2 | Maximum current into V <sub>DD</sub>  | I <sub>DD</sub>  | 120                           | mA   |
| 3 | Digital input voltage   | V <sub>In</sub>  | –0.3 to V <sub>DD</sub> + 0.3 | V    |
| 4 | Instantaneous maximum current<br>Single pin limit (applies to all port pins) <sup>1, 2, 3</sup> | ۱ <sub>D</sub>   | ± 25                          | mA   |
| 5 | Storage temperature range   | T <sub>stg</sub> | -55 to 150                    | °C   |

Table 5. Absolute Maximum Ratings

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2$   $\,$  All functional non-supply pins are internally clamped to V\_{SS} and V\_{DD}.

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

### 3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

| # | Symbol            | F                                   | Rating                                  |            | Unit |
|---|-------------------|-------------------------------------|---|------------|------|
| 1 | T <sub>A</sub>    | Operating temperature               | Operating temperature range (packaged): |            |      |
|   |                   |                                     | MCF51MM256                              | -40 to 105 |      |
|   |                   |                                     | MCF51MM128                              | -40 to 105 |      |
| 2 | T <sub>JMAX</sub> | Maximum junction temp               | perature                                | 135        | °C   |
| 3 | $\theta_{JA}$     | Thermal resistance <sup>1,2,3</sup> | <sup>4</sup> Single-layer board — 1s    |            | °C/W |
|   |                   |                                     | 104-pin MBGA                            | 67         |      |
|   |                   |                                     | 100-pin LQFP                            | 53         |      |
|   |                   |                                     | 81-pin MBGA                             | 67         |      |
|   |                   |                                     | 80-pin LQFP                             | 53         |      |
| 4 | $\theta_{JA}$     | Thermal resistance <sup>1, 2,</sup> | <sup>3, 4</sup> Four-layer board — 2s2p |            | °C/W |
|   |                   |                                     | 104-pin MBGA                            | 39         |      |
|   |                   |                                     | 100-pin LQFP                            | 41         |      |
|   |                   |                                     | 81-pin MBGA                             | 39         |      |
|   |                   |                                     | 80-pin LQFP                             | 39         |      |

| 0        | 55      | DD       |         | 5 |  |
|----------|---------|----------|---------|---|--|
| Table 6. | Thermal | Characte | ristics |   |  |

<sup>1</sup> Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Junction to Ambient Natural Convection

<sup>3</sup> 1s — Single layer board, one signal layer

<sup>4</sup> 2s2p — Four layer board, 2 signal and 2 power layers

The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

$$\begin{split} T_A &= \text{Ambient temperature, }^\circ\text{C} \\ \theta_{JA} &= \text{Package thermal resistance, junction-to-ambient, }^\circ\text{C/W} \\ P_D &= P_{int} + P_{I/O} \\ P_{int} &= I_{DD} \times V_{DD}, \text{Watts } \text{ -- chip internal power} \\ P_{I/O} &= \text{Power dissipation on input and output pins } \text{ -- user determined} \end{split}$$

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 3.4 ESD Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

| Model      | Description                 | Symbol | Value                                     | Unit |
|------------|-----------------------------|--------|---|------|
|            | Series Resistance           | R1     | 1500                                      | Ω    |
| Human Body | Storage Capacitance         | С      |   | pF   |
|            | Number of Pulse per pin     | —      | 3   | —    |
|            | Series Resistance           | R1     | 0   | Ω    |
| Machine    | Storage Capacitance         | С      | 1500<br>100<br>3<br>0<br>200<br>3<br>-2.5 | pF   |
|            | Number of Pulse per pin     | —      | 3   | _    |
| Latch-up   | Minimum input voltage limit | —      | -2.5                                      | V    |
| μαιση-υρ   | Maximum input voltage limit |        | 7.5                                       | V    |

Table 7. ESD and Latch-up Test Conditions

Table 8. ESD and Latch-Up Protection Characteristics

| # | Rating                 | Symbol           | Min   | Max | Unit | С |
|---|------------------------|------------------|-------|-----|------|---|
| 1 | Human Body Model (HBM) | V <sub>HBM</sub> | ±2000 | _   | V    | Т |
| 2 | Machine Model (MM)     | V <sub>MM</sub>  | ±200  |     | V    | Т |

| 3 | Charge Device Model (CDM)                  | V <sub>CDM</sub> | ±500 | — | V  | Т |
|---|--|------------------|------|---|----|---|
| 4 | Latch-up Current at T <sub>A</sub> = 125°C | I <sub>LAT</sub> | ±100 |   | mA | Т |

Table 8. ESD and Latch-Up Protection Characteristics (continued)

### 3.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

| Num | Symbol           | Char                   | acteristic                                 | Condition   | Min                    | Typ <sup>1</sup> | Max | Unit | С |  |  |
|-----|------------------|------------------------|--|---|------------------------|------------------|-----|------|---|--|--|
| 1   | _                | Operating<br>Voltage   |  | _   | 1.8 <sup>2</sup>       | _                | 3.6 | V    | _ |  |  |
| 2   | V <sub>OH</sub>  | Output high<br>voltage | All I/O pins, low-o                        | All I/O pins, low-drive strength  |                        |                  |     |      |   |  |  |
|     |                  |                        |  | $\label{eq:VDD} \begin{split} V_{DD} &\geq 1.8 \text{ V}, \\ I_{Load} &= -600  \mu\text{A} \end{split}$ | V <sub>DD</sub> – 0.5  | _                | _   | V    | С |  |  |
|     |                  |                        | All I/O pins, high                         | -drive strength   |                        |                  |     |      |   |  |  |
|     |                  |                        |  | $V_{DD} \ge 2.7 \text{ V},$<br>$I_{Load} = -10 \text{ mA}$  | V <sub>DD</sub> – 0.5  | —                | _   | V    | Ρ |  |  |
|     |                  |                        |  | $V_{DD} \ge 2.3 \text{ V},$<br>$I_{Load} = -6 \text{ mA}$   | V <sub>DD</sub> – 0.5  | _                | _   | V    | Т |  |  |
|     |                  |                        |  | $V_{DD} \ge 1.8V,$<br>$I_{Load} = -3 \text{ mA}$  | V <sub>DD</sub> – 0.5  | _                | _   | V    | С |  |  |
| 3   | I <sub>ОНТ</sub> | Output high<br>current | Max total I <sub>OH</sub> for              | all ports   |                        |                  |     |      |   |  |  |
|     |                  |                        |  | _   | —                      |                  | 100 | mA   | D |  |  |
| 4   | V <sub>OL</sub>  | Output low<br>voltage  | All I/O pins, low-                         | drive strength  |                        |                  |     |      |   |  |  |
|     |                  |                        |  | $\label{eq:VDD} \begin{split} V_{DD} &\geq 1.8 \text{ V}, \\ I_{Load} &= 600  \mu\text{A} \end{split}$  | _                      | _                | 0.5 | V    | С |  |  |
|     |                  |                        | All I/O pins, high                         | -drive strength   |                        |                  |     |      |   |  |  |
|     |                  |                        |  | $V_{DD} \ge 2.7 \text{ V},$<br>$I_{Load} = 10 \text{ mA}$   | _                      | _                | 0.5 | V    | Ρ |  |  |
|     |                  |                        |  | $V_{DD} \ge 2.3 \text{ V},$<br>$I_{Load} = 6 \text{ mA}$  | _                      | _                | 0.5 | V    | Т |  |  |
|     |                  |                        |  | $V_{DD} \ge 1.8 \text{ V},$<br>$I_{Load} = 3 \text{ mA}$  | _                      | _                | 0.5 | V    | С |  |  |
| 5   | I <sub>OLT</sub> | Output low current     | Max total I <sub>OL</sub><br>for all ports | _   | _                      | _                | 100 | mA   | D |  |  |
| 6   | V <sub>IH</sub>  | Input high volta       | ge all digital inputs                      |   |                        | -                |     |      |   |  |  |
|     |                  |                        |  | $V_{DD} > 2.7 \ V$  | 0.70 x V <sub>DD</sub> |                  | _   | V    | Ρ |  |  |
|     |                  |                        |  | V <sub>DD</sub> > 1.8 V   | 0.85 x V <sub>DD</sub> | —                | _   | V    | С |  |  |

Table 9. DC Characteristics

| Num | Symbol              | Charac  |  | Condition                            | Min                    | Typ <sup>1</sup> | Max                       | Unit     | С |
|-----|---------------------|---|--|--------------------------------------|------------------------|------------------|---------------------------|----------|---|
| 7   |                     | Input low voltage   |  | Condition                            |                        | цур              | Mux                       | onne     | • |
| /   | V <sub>IL</sub>     | Input low voltage   | all digital inputs                       | $V_{DD}$ > 2.7 V                     | _                      | _                | 0.35 x<br>V <sub>DD</sub> | V        | Ρ |
|     |                     |   |  | V <sub>DD</sub> >1.8 V               | _                      | _                | 0.30 x<br>V <sub>DD</sub> | V        | С |
| 8   | V <sub>hys</sub>    | Input hysteresis  | all digital inputs                       | _                                    | 0.06 x V <sub>DD</sub> | _                | _                         | mV       | С |
| 9   | I <sub>In </sub>    | Input leakage<br>current  | all input only<br>pins<br>(Per pin)      | $V_{In} = V_{DD} \text{ or } V_{SS}$ | _                      | _                | 0.5                       | μA       | Ρ |
| 10  | I <sub>OZ </sub>    | Hi-Z (off-state)<br>leakage current <sup>3</sup>                  | all digital<br>input/output<br>(per pin) | $V_{In} = V_{DD} \text{ or } V_{SS}$ | _                      | 0.003            | 0.5                       | μΑ       | Ρ |
| 11  | R <sub>PU</sub>     | Pull-up resistors   | all digital inputs,<br>when enabled      | _                                    | 17.5                   | _                | 52.5                      | kΩ       | Ρ |
| 12  | R <sub>PD</sub>     | Internal<br>pull-down<br>resistors <sup>4</sup>                   |  | _                                    | 17.5                   | _                | 52.5                      | kΩ       | Ρ |
| 13  | I <sub>IC</sub>     | DC injection<br>current <sup>5, 6, 7</sup>                        | Single pin limit                         |                                      |                        |                  |                           |          |   |
|     |                     |   |  | $V_{SS} > V_{IN} > V_{DD}$           | -0.2                   | —                | 0.2                       | mA       | D |
|     |                     |   | Total MCU limit,                         | includes sum of a                    | Il stressed pins       | 6                |                           |          |   |
|     |                     |   |  | $V_{SS} > V_{IN} > V_{DD}$           | -5                     | _                | 5                         | mA       | D |
| 14  | C <sub>In</sub>     | Input Capacitance   | e, all pins                              | —                                    | _                      | —                | 8                         | pF       | С |
| 15  | V <sub>RAM</sub>    | RAM retention vo  | Itage                                    | _                                    | _                      | 0.6              | 1.0                       | V        | С |
| 16  | V <sub>POR</sub>    | POR re-arm volta  | ge <sup>8</sup>                          | —                                    | 0.9                    | 1.4              | 1.79                      | V        | С |
| 17  | t <sub>POR</sub>    | POR re-arm time   |  | _                                    | 10                     | —                | _                         | μS       | D |
| 18  | V <sub>LVDH</sub> 9 | Low-voltage<br>detection<br>threshold —<br>high range             | V <sub>DD</sub> falling                  |                                      |                        |                  |                           |          |   |
|     |                     |   |  | —                                    | 2.11                   | 2.16             | 2.22                      | V        | Р |
|     |                     |   | $V_{DD}$ rising                          |                                      | 2.16                   | 2.21             | 2.27                      | V        | Р |
| 19  | V <sub>LVDL</sub>   | Low-voltage<br>detection<br>threshold —<br>low range <sup>9</sup> | V <sub>DD</sub> falling                  |                                      |                        | <u> </u>         |                           | <u> </u> |   |
|     |                     |   |  | _                                    | 1.80                   | 1.82             | 1.91                      | V        | Р |
|     |                     |   | V <sub>DD</sub> rising                   |                                      |                        |                  |                           |          |   |
|     |                     |   |  | —                                    | 1.86                   | 1.90             | 1.99                      | V        | Р |

### Table 9. DC Characteristics (continued)

| Num | Symbol            | Chara  | acteristic                     | Condition | Min   | Typ <sup>1</sup> | Max   | Unit | С |
|-----|-------------------|--|--------------------------------|-----------|-------|------------------|-------|------|---|
| 20  | V <sub>LVWH</sub> | Low-voltage<br>warning<br>threshold —<br>high range <sup>9</sup> | V <sub>DD</sub> falling        |           |       |                  |       |      |   |
|     |                   |  |                                |           | 2.36  | 2.46             | 2.56  | V    | Р |
|     |                   |  | V <sub>DD</sub> rising         |           |       |                  |       |      |   |
|     |                   |  |                                |           | 2.36  | 2.46             | 2.56  | V    | Р |
| 21  | V <sub>LVWL</sub> | Low-voltage<br>warning<br>threshold —<br>low range <sup>9</sup>  | V <sub>DD</sub> falling        |           |       |                  |       |      |   |
|     |                   |  |                                | _         | 2.11  | 2.16             | 2.22  | V    | Р |
|     |                   |  | $V_{DD}$ rising                |           |       |                  |       |      |   |
|     |                   |  |                                |           | 2.16  | 2.21             | 2.27  | V    | Р |
| 22  | V <sub>hys</sub>  | Low-voltage inh<br>reset/recoverhys                              | ibit<br>steresis <sup>10</sup> | -         | _     | 50               | _     | mV   | С |
| 23  | V <sub>BG</sub>   | Bandgap Voltag   | e Reference <sup>11</sup>      | —         | 1.110 | 1.17             | 1.230 | V    | Р |

### Table 9. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25°C. Characterized, not tested

 $^2$  As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V<sub>LVDL</sub>.

<sup>3</sup> Does not include analog module pins. Dedicated analog pins should not be pulled to V<sub>DD</sub> or V<sub>SS</sub> and should be left floating when not used to reduce current leakage.

<sup>4</sup> Measured with  $V_{In} = V_{DD}$ .

 $^5$  All functional non-supply pins are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}$  except PTD1.

<sup>6</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>7</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>8</sup> Maximum is highest voltage that POR is guaranteed.

<sup>9</sup> Run at 1 MHz bus frequency

<sup>10</sup> Low voltage detection and warning limits measured at 1 MHz bus frequency.

<sup>11</sup> Factory trimmed at  $V_{DD}$  = 3.0 V, Temp = 25°C

## 3.6 Supply Current Characteristics

| Table 10. Supply | Current | Characteristics |
|------------------|---------|-----------------|
|------------------|---------|-----------------|

| # | Symbol           | Parar                 | neter      | Bus<br>Freq     | V <sub>DD</sub> (V) | Typ <sup>1</sup> | Max  | Unit | Temp<br>(°C)  | С |
|---|------------------|-----------------------|------------|-----------------|---------------------|------------------|------|------|---------------|---|
| 1 | RI <sub>DD</sub> | Run supply current    | FEI mode;  | all modules     | ON <sup>2</sup>     |                  |      |      |               |   |
|   |                  |                       |            | 25.165<br>MHz   | 3                   | 44               | 48   | mA   | -40 to<br>25  | Ρ |
|   |                  |                       |            | 25.165<br>MHz   | 3                   | 44               | 48   | mA   | 105           | Ρ |
|   |                  |                       |            | 20 MHz          | 3                   | 32.3             | _    | mA   | -40 to<br>105 | Т |
|   |                  |                       |            | 8 MHz           | 3                   | 16.4             | _    | mA   | -40 to<br>105 | Т |
|   |                  |                       |            | 1 MHz           | 3                   | 2.9              | _    | mA   | -40 to<br>105 | Т |
| 2 | RI <sub>DD</sub> | Run supply<br>current | FEI mode;  | all modules     | OFF <sup>3</sup>    |                  |      |      |               |   |
|   |                  |                       |            | 25.165<br>MHz   | 3                   | 29               | 29.6 | mA   | -40 to<br>105 | С |
|   |                  |                       |            | 20 MHz          | 3                   | 25.4             | _    | mA   | -40 to<br>105 | Т |
|   |                  |                       |            | 8 MHz           | 3                   | 12.7             | _    | mA   | -40 to<br>105 | Т |
|   |                  |                       |            | 1 MHz           | 3                   | 2.4              | _    | mA   | -40 to<br>105 | Т |
| 3 | RI <sub>DD</sub> | Run supply current    | LPS=0; all | modules OF      | F <sup>3</sup>      |                  |      |      |               |   |
|   |                  |                       |            | 16 kHz<br>FBILP | 3                   | 232              | 280  | μΑ   | -40 to<br>105 | Т |
|   |                  |                       |            | 16 kHz<br>FBELP | 3                   | 231              | 296  | μΑ   | -40 to<br>105 | Т |
| 4 | RI <sub>DD</sub> | Run supply current    | LPS=1, all | modules OF      | F <sup>3</sup>      |                  |      |      |               |   |
|   |                  |                       |            | 16 kHz<br>FBELP | 3                   | 74               | 75   | μΑ   | 0 to 70       | Т |
|   |                  |                       |            | 16 kHz<br>FBELP | 3                   | 74               | 120  | μΑ   | -40 to<br>105 | Т |

| # | Symbol             | Paran  | neter     | Bus<br>Freq   | V <sub>DD</sub> (V) | Typ <sup>1</sup> | Max   | Unit | <b>Temp</b><br>(°C) | С |
|---|--------------------|--|-----------|---------------|---------------------|------------------|-------|------|---------------------|---|
| 5 | WI <sub>DD</sub>   | Wait mode<br>supply<br>current               | FEI mode, | all modules   | OFF <sup>3</sup>    | I                | I     |      | 11                  |   |
|   |                    |  |           | 25.165<br>MHz | 3                   | 16.5             | _     | mA   | -40 to<br>105       | С |
|   |                    |  |           | 20 MHz        | 3                   | 10.3             | _     | mA   | -40 to<br>105       | Т |
|   |                    |  |           | 8 MHz         | 3                   | 6.6              | _     | mA   | -40 to<br>105       | Т |
|   |                    |  |           | 1 MHz         | 3                   | 1.7              | _     | mA   | -40 to<br>105       | Т |
| 6 | LPWI <sub>DD</sub> | Low-Power<br>Wait mode<br>supply<br>current  |           |               |                     |                  |       |      |                     |   |
|   |                    |  |           | 16 KHz        | 3                   | 28               | 62    | μΑ   | -40 to<br>105       | Т |
| 7 | S2I <sub>DD</sub>  | Stop2 mode<br>supply<br>current <sup>4</sup> |           |               |                     |                  |       |      |                     |   |
|   |                    |  |           | N/A           | 3                   | 0.410            | 1.00  | μΑ   | -40 to<br>25        | Ρ |
|   |                    |  |           | N/A           | 3                   | 3.7              | 10    | μA   | 70                  | С |
|   |                    |  |           | N/A           | 3                   | 10               | 20    | μA   | 85                  | С |
|   |                    |  |           | N/A           | 3                   | 21               | 31.5  | μA   | 105                 | Р |
|   |                    |  |           | N/A           | 2                   | 0.410            | 0.640 | μΑ   | -40 to<br>25        | С |
|   |                    |  |           | N/A           | 2                   | 3.4              | 9     | μA   | 70                  | С |
|   |                    |  |           | N/A           | 2                   | 9.5              | 18    | μA   | 85                  | С |
|   |                    |  |           | N/A           | 2                   | 20               | 30    | μA   | 105                 | С |

Table 10. Supply Current Characteristics (continued)

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

| # | Symbol            | Parameter  | Bus<br>Freq | V <sub>DD</sub> (V) | Typ <sup>1</sup> | Max   | Unit | Temp<br>(°C) | с |
|---|-------------------|--|-------------|---------------------|------------------|-------|------|--------------|---|
|   | S3I <sub>DD</sub> | Stop3 mode<br>supply No clocks a<br>current <sup>4</sup> | active      |                     |                  |       |      |              |   |
|   |                   |  | N/A         | 3                   | 0.650            | 1.0   | μΑ   | -40 to<br>25 | Р |
|   |                   |  | N/A         | 3                   | 8.5              | 18    | μA   | 70           | С |
| 8 |                   |  | N/A         | 3                   | 20               | 28    | μA   | 85           | С |
|   |                   |  | N/A         | 3                   | 53               | 63    | μA   | 105          | Р |
|   |                   |  | N/A         | 2                   | 0.400            | 0.900 | μΑ   | -40 to<br>25 | С |
|   |                   |  | N/A         | 2                   | 8.2              | 16    | μA   | 70           | С |
|   |                   |  | N/A         | 2                   | 18               | 26    | μA   | 85           | С |
|   |                   |  | N/A         | 2                   | 47               | 59    | μΑ   | 105          | С |

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> ON = System Clock Gating Control registers turn on system clock to the corresponding modules.

<sup>3</sup> OFF = System Clock Gating Control registers turn off system clock to the corresponding modules.

<sup>4</sup> All digital pins must be configured to a known state to prevent floating pins from adding current. Smaller packages may have some pins that are not bonded out; however, software must still be configured to the largest pin package available so that all pins are in a known state. Otherwise, floating pins that are not bonded in the smaller packages may result in a higher current draw. NOTE: I/O pins are configured to output low, input-only pins are configured to pullup enabled. IRO pin connects to ground. FB\_AD12 pin is pullup enabled. TRIAMPx, OPAMPx, DACO, and VREFO pins are at reset state and unconnected.

| # | Parameter             | Condition   |     | Tem | perature | (°C) |      | Units | с |
|---|-----------------------|---|-----|-----|----------|------|------|-------|---|
| # | Falameter             | Condition   | -40 | 25  | 70       | 85   | 105  | Units | C |
| 1 | LPO                   | —   | 50  | 75  | 100      | 150  | 250  | nA    | D |
| 2 | EREFSTEN              | RANGE = HGO = 0   | 600 | 650 | 750      | 850  | 1000 | nA    | D |
| 3 | IREFSTEN <sup>1</sup> | —   | _   | 73  | 80       | 93   | 125  | μA    | Т |
| 4 | TOD                   | Does not include clock source<br>current                  | 50  | 75  | 100      | 150  | 250  | nA    | D |
| 5 | LVD <sup>1</sup>      | LVDSE = 1   | 116 | 117 | 126      | 132  | 172  | μA    | Т |
| 6 | PRACMP <sup>1</sup>   | Not using the bandgap<br>(BGBE = 0)                       | 17  | 18  | 24       | 35   | 74   | μA    | Т |
| 7 | ADC <sup>1</sup>      | ADLPC = ADLSMP = 1<br>Not using the bandgap<br>(BGBE = 0) | 190 | 195 | 210      | 220  | 260  | μA    | т |

| Table 11. Typica | l Stop | Mode | Adders |
|------------------|--------|------|--------|
|------------------|--------|------|--------|

| #  | Parameter           | Condition                        |     |     | Units | с   |     |       |   |
|----|---------------------|----------------------------------|-----|-----|-------|-----|-----|-------|---|
| #  | Falameter           |                                  |     | 25  | 70    | 85  | 105 | Units |   |
| 8  | DAC <sup>1</sup>    | High-Power mode; no load on DACO | 339 | 345 | 346   | 346 | 360 | μΑ    | т |
|    |                     | Low-Power mode                   | 41  | 43  | 43    | 44  | 50  | μA    | Т |
| 9  | OPAMP <sup>1</sup>  | High-Power mode                  | 276 | 350 | 370   | 376 | 390 | μA    | Т |
| 9  |                     | Low-Power mode                   | 42  | 49  | 57    | 58  | 68  | μA    | Т |
| 10 | TRIAMP <sup>1</sup> | High-Power mode                  | 420 | 432 | 433   | 438 | 478 | μA    | Т |
| 10 |                     | Low-Power mode                   | 52  | 52  | 52    | 55  | 60  | μA    | Т |

### Table 11. Typical Stop Mode Adders (continued)

<sup>1</sup> Not available in stop2 mode.



Figure 6. Stop IDD versus Temperature

### 3.7 PRACMP Electricals

| #  | Characteristic                                 | Symbol                                | Min                 | Typical | Max             | Unit | С |
|----|--|---------------------------------------|---------------------|---------|-----------------|------|---|
| 1  | Supply voltage                                 | V <sub>PWR</sub>                      | 1.8                 |         | 3.6             | V    | Р |
| 2  | Supply current (active) (PRG enabled)          | I <sub>DDACT1</sub>                   | —                   |         | 80              | μΑ   | D |
| 3  | Supply current (active) (PRG disabled)         | I <sub>DDACT2</sub>                   | —                   | _       | 40              | μΑ   | D |
| 4  | Supply current (ACMP and PRG all disabled)     | I <sub>DDDIS</sub>                    | —                   | _       | 2               | nA   | D |
| 5  | Analog input voltage                           | VAIN                                  | $V_{SS} - 0.3$      |         | V <sub>DD</sub> | V    | D |
| 6  | Analog input offset voltage                    | VAIO                                  | —                   | 5       | 40              | mV   | D |
| 7  | Analog comparator hysteresis                   | V <sub>H</sub>                        | 3.0                 |         | 20.0            | mV   | D |
| 8  | Analog input leakage current                   | I <sub>ALKG</sub>                     | —                   |         | 1               | nA   | D |
| 9  | Analog comparator initialization delay         | tAINIT                                | —                   |         | 1.0             | μS   | D |
| 10 | Programmable reference generator inputs        | V <sub>In2</sub> (V <sub>DD25</sub> ) | 1.8                 |         | 2.75            | V    | D |
| 11 | Programmable reference generator setup delay   | t <sub>PRGST</sub>                    | —                   | 1       | _               | μs   | D |
| 12 | Programmable reference generator step size     | Vstep                                 | 0.75                | 1       | 1.25            | LSB  | D |
| 13 | Programmable reference generator voltage range | Vprgout                               | V <sub>In</sub> /32 | _       | V <sub>in</sub> | V    | Р |

### Table 12. PRACMP Electrical Specifications

## 3.8 12-Bit DAC Electricals

| # | Characteristic          | Symbol            | Min  | Max | Unit | С | Notes  |
|---|-------------------------|-------------------|------|-----|------|---|--|
| 1 | Supply voltage          | V <sub>DDA</sub>  | 1.8  | 3.6 | V    | Р |  |
| 2 | Reference voltage       | V <sub>DACR</sub> | 1.15 | 3.6 | V    | С |  |
| 3 | Temperature             | T <sub>A</sub>    | -40  | 105 | °C   | С |  |
| 4 | Output load capacitance | CL                | _    | 100 | pF   | с | A small load capaci-<br>tance (47 pF) can<br>improve the band-<br>width performance of<br>the DAC. |
| 5 | Output load current     | ΙL                | —    | 1   | mA   | С |  |

### Table 13. DAC 12LV Operating Requirements

### Table 14. DAC 12-Bit Operating Behaviors

| # | Characteristic | Symbol | Min | Тур | Max | Unit | С | Notes |
|---|----------------|--------|-----|-----|-----|------|---|-------|
| 1 | Resolution     | Ν      | 12  | Ι   | 12  | bit  | Т |       |

| #  | Characteristic  | Symbol                 | Min                       | Тур  | Max   | Unit | С | Notes  |
|----|---|------------------------|---------------------------|------|-------|------|---|--|
| 2  | Supply current low-power mode   | I <sub>DDA_DACLP</sub> | _                         | 50   | 100   | μA   | т |  |
| 3  | Supply current high-power mode  | I <sub>DDA_DACHP</sub> | —                         | 345  | 500   | μA   | Т |  |
| 4  | Full-scale Settling time<br>(±1 LSB)<br>(0x080 to 0xF7F or 0xF7F to<br>0x080)<br>low-power mode                                 | Ts <sub>FS</sub> LP    | _                         | _    | 200   | μs   | т | <ul> <li>V<sub>DDA</sub> = 3 V<br/>or 2.2 V</li> <li>V<sub>REFSEL</sub> = 1</li> <li>Temperature<br/>= 25°C</li> </ul> |
| 5  | Full-scale Settling time<br>(±1 LSB)<br>(0x080 to 0xF7F or 0xF7F to<br>0x080)<br>high-power mode                                | Ts <sub>FS</sub> HP    | _                         | _    | 30    | μs   | т | <ul> <li>V<sub>DDA</sub> = 3 V<br/>or 2.2 V</li> <li>V<sub>REFSEL</sub> = 1</li> <li>Temperature<br/>= 25°C</li> </ul> |
| 6  | Code-to-code Settling time<br>(±1 LSB)<br>(0xBF8 to 0xC08 or 0xC08 to<br>0xBF8)<br>low-power mode                               | Ts <sub>C-C</sub> LP   | _                         | _    | 5     | μs   | т | • $V_{DDA} = 3 V$<br>or 2.2 V<br>• $V_{REFSEL} = 1$<br>• Temperature<br>= 25°C   |
| 7  | Code-to-code Settling time<br>(±1 LSB)<br>(0xBF8 to 0xC08 or 0xC08 to<br>0xBF8)<br>high-power mode (3 V at Room<br>Temperature) | Ts <sub>C-C</sub> HP   | _                         | 1    | _     | μs   | т | <ul> <li>V<sub>DDA</sub> = 3 V<br/>or 2.2 V</li> <li>V<sub>REFSEL</sub> = 1</li> <li>Temperature<br/>= 25°C</li> </ul> |
| 8  | DAC output voltage range low<br>(high-power mode, no load, DAC<br>set to 0) (3 V at Room<br>Temperature)                        | V <sub>dacoutl</sub>   | _                         | _    | 100   | mV   | т |  |
| 9  | DAC output voltage range high<br>(high-power mode, no load, DAC<br>set to 0x0FFF)   | V <sub>dacouth</sub>   | V <sub>DACR</sub><br>-100 | _    | _     | mV   | т |  |
| 10 | Integral non-linearity error  | INL                    | —                         | —    | ± 8   | LSB  | Т |  |
| 11 | Differential non-linearity error<br>VDACR is > 2.4 V  | DNL                    | _                         | _    | ± 1   | LSB  | Т |  |
| 12 | Offset error  | E <sub>O</sub>         | _                         | ±0.4 | ± 3   | %FSR | т | Calculated<br>by a best fit<br>curve from<br>V <sub>SS</sub> +<br>100mV to<br>V <sub>REFH</sub><br>-100mV              |
| 13 | Gain error, V <sub>REFH</sub> = V <sub>ext</sub> = V <sub>DD</sub>  | E <sub>G</sub>         | _                         | ±0.1 | ± 0.5 | %FSR | т | Calculated<br>by a best fit<br>curve from<br>V <sub>SS</sub> +<br>100mV to<br>V <sub>REFH</sub><br>-100mV              |

### Table 14. DAC 12-Bit Operating Behaviors (continued)

| #  | Characteristic  | Symbol          | Min | Тур | Max | Unit  | С | Notes  |
|----|---|-----------------|-----|-----|-----|-------|---|--|
| 14 | Power supply rejection ratio $V_{DD} \ge 2.4 \text{ V}$ | PSRR            | 60  |     |     | dB    | т |  |
| 15 | Temperature drift of offset voltage (DAC set to 0x0800) | T <sub>co</sub> | _   |     | 2   | mV    | т | See Typical<br>Drift figure<br>that follows. |
| 16 | Offset aging coefficient                                | A <sub>c</sub>  | —   | —   | 8   | µV/yr | Т |  |

Table 14. DAC 12-Bit Operating Behaviors (continued)



Figure 7. Offset at Half Scale vs Temperature

### 3.9 ADC Characteristics

| # | Symb              | Characteristic   | Conditions  | Min  | Typ <sup>1</sup> | Max              | Unit | С | Comment |
|---|-------------------|------------------|---|------|------------------|------------------|------|---|---------|
| 1 | V <sub>DDA</sub>  | Supply voltage   | Absolute  | 1.8  | _                | 3.6              | V    | D |         |
| 2 | $\Delta V_{DDA}$  |                  | Delta to V <sub>DD</sub><br>(V <sub>DD</sub> –V <sub>DDA</sub> ) <sup>2</sup> | -100 | 0                | +100             | mV   | D |         |
| 3 | $\Delta V_{SSA}$  | Ground voltage   | Delta to V <sub>SS</sub><br>(V <sub>SS</sub> –V <sub>SSA</sub> ) <sup>2</sup> | -100 | 0                | +100             | mV   | D |         |
| 4 | V <sub>REFH</sub> | Ref Voltage High |   | 1.15 | V <sub>DDA</sub> | V <sub>DDA</sub> | V    | D |         |

Table 15. 16-Bit ADC Operating Conditions

| #  | Symb              | Characteristic                | Conditions                           | Min               | Typ <sup>1</sup> | Max        | Unit | С | Comment                                   |
|----|-------------------|-------------------------------|--------------------------------------|-------------------|------------------|------------|------|---|---|
| 5  | V <sub>REFL</sub> | Ref Voltage Low               |                                      | V <sub>SSA</sub>  | V <sub>SSA</sub> | $V_{SSA}$  | V    | D |   |
| 6  | V <sub>ADIN</sub> | Input Voltage                 |                                      | V <sub>REFL</sub> |                  | $V_{REFH}$ | V    | D |   |
| 7  | C <sub>ADIN</sub> | Input<br>Capacitance          | 16-bit modes<br>8/10/12-bit modes    | _                 | 8<br>4           | 10<br>5    | pF   | Т |   |
| 8  | R <sub>ADIN</sub> | Input Resistance              |                                      | _                 | 2                | 5          | kΩ   | Т |   |
| 9  | R <sub>AS</sub>   | Analog Source<br>Resistance   |                                      |                   |                  |            |      |   | External to<br>MCU<br>Assumes<br>ADLSMP=0 |
|    |                   | 16-bit mode                   | f <sub>ADCK</sub> > 8 MHz            | _                 | _                | 0.5        | kΩ   | Т |   |
|    |                   |                               | 4 MHz < f <sub>ADCK</sub> < 8<br>MHz | —                 | _                | 1          | kΩ   | Т |   |
|    |                   | _                             | f <sub>ADCK</sub> < 4 MHz            | —                 |                  | 2          | kΩ   | Т |   |
|    |                   | 13/12-bit mode                | f <sub>ADCK</sub> > 8 MHz            | —                 | _                | 1          | kΩ   | Т |   |
|    |                   | -                             | 4 MHz < f <sub>ADCK</sub> < 8<br>MHz | _                 | _                | 2          | kΩ   | т |   |
|    |                   | -                             | f <sub>ADCK</sub> < 4 MHz            |                   |                  | 5          | kΩ   | Т |   |
|    |                   | 11/10-bit mode                | f <sub>ADCK</sub> > 8 MHz            | _                 | _                | 2          | kΩ   | Т |   |
|    |                   | -                             | 4 MHz < f <sub>ADCK</sub> < 8<br>MHz | _                 | _                | 5          | kΩ   | Т |   |
|    |                   |                               | f <sub>ADCK</sub> < 4 MHz            |                   |                  | 10         | kΩ   | Т |   |
|    |                   | 9/8-bit mode                  | f <sub>ADCK</sub> > 8 MHz            | _                 | _                | 5          | kΩ   | Т |   |
|    |                   | -                             | f <sub>ADCK</sub> < 8 MHz            | _                 | —                | 10         | kΩ   | Т |   |
| 10 | f <sub>ADCK</sub> | ADC Conversion (<br>Frequency | Clock                                |                   |                  |            |      |   |   |
|    |                   | ADLPC=0, ADHS                 | C=1                                  | 1.0               | _                | 8.0        | MHz  | D |   |
|    |                   | ADLPC=0, ADHS                 | C=0                                  | 1.0               | _                | 5.0        | MHz  | D |   |
|    | ADLPC=1, ADHS     |                               | C=0                                  | 1.0               |                  | 2.5        | MHz  | D |   |

### Table 15. 16-Bit ADC Operating Conditions (continued)

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub>=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.



Figure 8. ADC Input Impedance Equivalency Diagram

| Table 16. 16-Bit SAR ADC Characteristics full operating range   |
|---|
| (V <sub>REFH</sub> = V <sub>DDA</sub> , > 1.8, V <sub>REFL</sub> = V <sub>SSA</sub> $\leq$ 8 MHz, –40 to 85 °C) |

| ш | Chanastanistia                | Conditions <sup>1</sup>                              | Cumh               | Min     | <b>T</b> 2       | Max                  | l lusiá          | <b>^</b> | Commont   |
|---|-------------------------------|--|--------------------|---------|------------------|----------------------|------------------|----------|---|
| # | Characteristic                | Conditions   | Symb               | Min     | Typ <sup>2</sup> | Max                  | Unit             | С        | Comment   |
|   |                               | ADLPC=1, ADHSC=0                                     |                    | _       | 215              | —                    |                  |          |   |
| 1 | Supply Current                | ADLPC=0, ADHSC=0                                     |                    | —       | 470              | —                    |                  | -        | ADLSMP<br>=0  |
|   |                               | ADLPC=0, ADHSC=1                                     | IDDAD              | —       | 610              | —                    | μA               | Т        | ADCO=1  |
| 2 | Supply Current                | Stop, Reset, Module Off                              | I <sub>DDAD</sub>  | —       | 0.01             | —                    | μA               | Т        |   |
|   | ADC                           | ADLPC=1, ADHSC=0                                     |                    | —       | 2.4              | —                    |                  |          |   |
| 3 | Asynchronous                  | ADLPC=0, ADHSC=0                                     |                    | —       | 5.2              | —                    |                  | с        | t <sub>ADACK</sub> =  |
|   | Clock Source                  | ADLPC=0, ADHSC=1                                     | f <sub>ADACK</sub> | _       | 6.2              | —                    | MHz              | _        | 1/f <sub>ADACK</sub>  |
| 4 | Sample Time                   | See Reference Manual for                             | sample tim         | nes     |                  |                      |                  |          |   |
| 5 | Conversion<br>Time            | See Reference Manual for                             | conversior         | n times |                  |                      |                  |          |   |
| 6 | Total<br>Unadjusted<br>Error  | 16-bit differential mode<br>16-bit single-ended mode | TUE                |         | ±16<br>±20       | +48/ -40<br>+56/ -28 | LSB <sup>3</sup> | т        | 32x<br>Hardware<br>Averaging<br>(AVGE =<br>%1<br>AVGS =<br>%11) |
|   |                               | 13-bit differential mode<br>12-bit single-ended mode |                    | _       | ±1.5<br>±1.75    | ±3.0<br>±3.5         |                  | Т        |   |
|   |                               | 11-bit differential mode<br>10-bit single-ended mode |                    | _       | ±0.7<br>±0.8     | ±1.5<br>±1.5         |                  | Т        |   |
|   |                               | 9-bit differential mode<br>8-bit single-ended mode   |                    | _       | ±0.5<br>±0.5     | ±1.0<br>±1.0         |                  | Т        |   |
| 7 | Differential<br>Non-Linearity | 16-bit differential mode<br>16-bit single-ended mode | DNL                | _       | ±2.5<br>±2.5     | +5/-3<br>+5/-3       | LSB <sup>2</sup> | Т        |   |
|   |                               | 13-bit differential mode<br>12-bit single-ended mode |                    |         | ±0.7<br>±0.7     | ±1<br>±1             |                  | Т        |   |
|   |                               | 11-bit differential mode<br>10-bit single-ended mode |                    |         | ±0.5<br>±0.5     | ±0.75<br>±0.75       |                  | Т        |   |
|   |                               | 9-bit differential mode<br>8-bit single-ended mode   |                    |         | ±0.2<br>±0.2     | ±0.5<br>±0.5         |                  | Т        |   |

# Table 16. 16-Bit SAR ADC Characteristics full operating range (V\_{REFH} = V\_{DDA}, > 1.8, V\_{REFL} = V\_{SSA} $\leq$ 8 MHz, –40 to 85 °C) (continued)

| #  | Characteristic                  | Conditions <sup>1</sup>   | Symb            | Min                                  | Typ <sup>2</sup>                     | Max                  | Unit             | С | Comment   |
|----|---------------------------------|---|-----------------|--------------------------------------|--------------------------------------|----------------------|------------------|---|---|
| 8  | Integral<br>Non-Linearity       | 16-bit differential mode<br>16-bit single-ended mode                    | INL             |                                      | ±6.0<br>±10.0                        | ±16.0<br>±20.0       | LSB <sup>2</sup> | Т |   |
|    |                                 | 13-bit differential mode<br>12-bit single-ended mode                    |                 | _                                    | ±1.0<br>±1.0                         | ±2.5<br>±2.5         |                  | Т |   |
|    |                                 | 11-bit differential mode<br>10-bit single-ended mode                    |                 | _                                    | ±0.5<br>±0.5                         | ±1.0<br>±1.0         |                  | Т |   |
|    |                                 | 9-bit differential mode<br>8-bit single-ended mode                      |                 | _                                    | ±0.3<br>±0.3                         | ±0.5<br>±0.5         |                  | Т |   |
| 9  | Zero-Scale<br>Error             | 16-bit differential mode<br>16-bit single-ended mode                    | E <sub>ZS</sub> | _                                    | ±4.0<br>±4.0                         | +32/ –24<br>+24/ –16 | LSB <sup>2</sup> | Т | V <sub>ADIN</sub> =<br>V <sub>SSA</sub>           |
|    |                                 | 13-bit differential mode<br>12-bit single-ended mode                    |                 | _                                    | ±0.7<br>±0.7                         | ±2.5<br>±2.0         |                  | Т |   |
|    |                                 | 11-bit differential mode<br>10-bit single-ended mode                    |                 | _                                    | ±0.4<br>±0.4                         | ±1.0<br>±1.0         |                  | Т |   |
|    |                                 | 9-bit differential mode<br>8-bit single-ended mode                      |                 | _                                    | ±0.2<br>±0.2                         | ±0.5<br>±0.5         |                  | Т |   |
| 10 | Full-Scale Error                | 16-bit differential mode<br>16-bit single-ended mode                    | E <sub>FS</sub> | _                                    | +10/0<br>+14/0                       | +42/–2<br>+46/–2     | LSB <sup>2</sup> | Т | V <sub>ADIN</sub> =<br>V <sub>DDA</sub>           |
|    |                                 | 13-bit differential mode<br>12-bit single-ended mode                    |                 | _                                    | ±1.0<br>±1.0                         | ±3.5<br>±3.5         |                  | Т |   |
|    |                                 | 11-bit differential mode<br>10-bit single-ended mode                    |                 | _                                    | ±0.4<br>±0.4                         | ±1.5<br>±1.5         |                  | Т |   |
|    |                                 | 9-bit differential mode<br>8-bit single-ended mode                      |                 | _                                    | ±0.2<br>±0.2                         | ±0.5<br>±0.5         |                  | Т |   |
| 11 | Quantization<br>Error           | 16-bit modes  | EQ              | _                                    | -1 to 0                              | _                    | LSB <sup>2</sup> | D |   |
|    |                                 | ≤13-bit modes   |                 | _                                    | —                                    | ±0.5                 |                  |   |   |
| 12 | Effective<br>Number of Bits     | 16-bit differential mode<br>Avg=32<br>Avg=16<br>Avg=8<br>Avg=4<br>Avg=1 | ENOB            | 12.8<br>12.7<br>12.6<br>12.5<br>11.9 | 14.2<br>13.8<br>13.6<br>13.3<br>12.5 | _<br>_<br>_<br>_     | Bits             | С | F <sub>in</sub> =<br>F <sub>sample</sub> /10<br>0 |
| 13 | Signal to Noise plus Distortion | See ENOB  | SINAD           | SINAD                                | $= 6.02 \cdot E$                     | <i>NOB</i> + 1.76    | dB               |   |   |

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

# Table 16. 16-Bit SAR ADC Characteristics full operating range (V<sub>REFH</sub> = V<sub>DDA</sub>, > 1.8, V<sub>REFL</sub> = V<sub>SSA</sub> $\leq$ 8 MHz, –40 to 85 °C) (continued)

| #  | Characteristic           | Conditions <sup>1</sup>            | Symb                    | Min                               | Typ <sup>2</sup> | Мах   | Unit | С | Comment  |
|----|--------------------------|------------------------------------|-------------------------|-----------------------------------|------------------|-------|------|---|--|
| 14 | Total Harmonic           | 16-bit differential mode<br>Avg=32 | THD                     | _                                 | -91.5            | -74.3 |      | С | F <sub>in</sub> =<br>F <sub>sample</sub> /10                                       |
|    | Distortion               | 16-bit single-ended mode<br>Avg=32 |                         | _                                 | -85.5            | _     | dB   | D | 0 0  |
| 15 | Spurious Free<br>Dynamic | 16-bit differential mode<br>Avg=32 | SFDR                    | 75.0                              | 92.2             | _     | dB   | С | F <sub>in</sub> =<br>F <sub>sample</sub> /10                                       |
|    | Range                    | 16-bit single-ended mode<br>Avg=32 | OF DIC                  |                                   | 86.2             |       | db   | D | 0 0  |
| 16 | Input Leakage<br>Error   | all modes                          | E <sub>IL</sub>         | I <sub>In</sub> * R <sub>AS</sub> |                  |       | mV   | D | I <sub>In</sub> =<br>leakage<br>current<br>(refer to<br>DC<br>characteri<br>stics) |
| 17 | Temp Sensor              | –40°C − 25°C                       | m                       | _                                 | 1.646            | _     | mV/x | С |  |
|    | Slope                    | 25°C – 125°C                       |                         |                                   | 1.769            | _     | С    |   |  |
| 18 | Temp Sensor<br>Voltage   | 25°C                               | V <sub>TEMP2</sub><br>5 | _                                 | 718.2            | _     | mV   | С |  |

 $^{1}\,$  All accuracy numbers assume the ADC is calibrated with V\_{REFH}=V\_{DDA}

<sup>2</sup> Typical values assume  $V_{DDA} = 3.0V$ , Temp = 25°C,  $f_{ADCK}=2.0MHz$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>3</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

| Table 17. 16-bit SAR ADC Characteristics full operating range  |
|--|
| $(V_{REFH} = V_{DDA}, \ge 2.7 \text{ V}, V_{REFL} = V_{SSA}, f_{ADACK} \le 4 \text{ MHz}, \text{ADHSC} = 1)$ |

| # | Characteristic                | Conditions <sup>1</sup>                              | Symb            | Min | Typ <sup>2</sup> | Max                 | Unit             | С | Comment   |
|---|-------------------------------|--|-----------------|-----|------------------|---------------------|------------------|---|---|
| 1 | Total<br>Unadjusted<br>Error  | 16-bit differential mode<br>16-bit single-ended mode | TUE             | _   | ±16<br>±20       | +24/ -24<br>+32/-20 | LSB <sup>3</sup> | т | 32x<br>Hardware<br>Averaging<br>(AVGE =<br>%1<br>AVGS =<br>%11) |
|   |                               | 13-bit differential mode<br>12-bit single-ended mode |                 |     | ±1.5<br>±1.75    | ±2.0<br>±2.5        |                  | т |   |
|   |                               | 11-bit differential mode<br>10-bit single-ended mode |                 |     | ±0.7<br>±0.8     | ±1.0<br>±1.25       |                  | т |   |
|   |                               | 9-bit differential mode<br>8-bit single-ended mode   |                 |     | ±0.5<br>±0.5     | ±1.0<br>±1.0        |                  | т |   |
| 2 | Differential<br>Non-Linearity | 16-bit differential mode<br>16-bit single-ended mode | DNL             |     | ±2.5<br>±2.5     | ±3<br>±3            | LSB <sup>2</sup> | т |   |
|   |                               | 13-bit differential mode<br>12-bit single-ended mode |                 |     | ±0.7<br>±0.7     | ±1<br>±1            |                  | т |   |
|   |                               | 11-bit differential mode<br>10-bit single-ended mode |                 |     | ±0.5<br>±0.5     | ±0.75<br>±0.75      |                  | т |   |
|   |                               | 9-bit differential mode<br>8-bit single-ended mode   |                 |     | ±0.2<br>±0.2     | ±0.5<br>±0.5        |                  | т |   |
| 3 | Integral<br>Non-Linearity     | 16-bit differential mode<br>16-bit single-ended mode | INL             |     | ±6.0<br>±10.0    | ±12.0<br>±16.0      | LSB <sup>2</sup> | т |   |
|   |                               | 13-bit differential mode<br>12-bit single-ended mode |                 |     | ±1.0<br>±1.0     | ±2.0<br>±2.0        |                  | т |   |
|   |                               | 11-bit differential mode<br>10-bit single-ended mode |                 |     | ±0.5<br>±0.5     | ±1.0<br>±1.0        |                  | т |   |
|   |                               | 9-bit differential mode<br>8-bit single-ended mode   |                 |     | ±0.3<br>±0.3     | ±0.5<br>±0.5        |                  | т |   |
| 4 | Zero-Scale<br>Error           | 16-bit differential mode<br>16-bit single-ended mode | E <sub>ZS</sub> | _   | ±4.0<br>±4.0     | +16/0<br>+16/-8     | LSB <sup>2</sup> | т | V <sub>ADIN</sub> =<br>V <sub>SSA</sub>                         |
|   |                               | 13-bit differential mode<br>12-bit single-ended mode |                 | —   | ±0.7<br>±0.7     | ±2.0 ±2.0           |                  | т |   |
|   |                               | 11-bit differential mode<br>10-bit single-ended mode |                 | _   | ±0.4<br>±0.4     | ±1.0<br>±1.0        |                  | т |   |
|   |                               | 9-bit differential mode<br>8-bit single-ended mode   |                 | _   | ±0.2<br>±0.2     | ±0.5<br>±0.5        |                  | т |   |

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

### Table 17. 16-bit SAR ADC Characteristics full operating range (V<sub>REFH</sub> = V<sub>DDA</sub>, $\geq$ 2.7 V, V<sub>REFL</sub> = V<sub>SSA</sub>, f<sub>ADACK</sub> $\leq$ 4 MHz, ADHSC = 1) (continued)

|    |                                 |   |                 | 1                                    |                                      |                   |                  | r | ,,   |
|----|---------------------------------|---|-----------------|--------------------------------------|--------------------------------------|-------------------|------------------|---|--|
| #  | Characteristic                  | Conditions <sup>1</sup>   | Symb            | Min                                  | Typ <sup>2</sup>                     | Max               | Unit             | С | Comment  |
| 5  | Full-Scale Error                | 16-bit differential mode<br>16-bit single-ended mode                    | E <sub>FS</sub> | _                                    | +8/0<br>+12/0                        | +24/0<br>+24/0    | LSB <sup>2</sup> | т | V <sub>ADIN</sub> =<br>V <sub>DDA</sub>  |
|    |                                 | 13-bit differential mode<br>12-bit single-ended mode                    |                 |                                      | ±0.7<br>±0.7                         | ±2.0<br>±2.5      |                  | т |  |
|    |                                 | 11-bit differential mode<br>10-bit single-ended mode                    |                 | _                                    | ±0.4<br>±0.4                         | ±1.0<br>±1.0      |                  | т |  |
|    |                                 | 9-bit differential mode<br>8-bit single-ended mode                      |                 |                                      | ±0.2<br>±0.2                         | ±0.5<br>±0.5      |                  | т |  |
| 6  | Quantization<br>Error           | 16-bit modes  | EQ              | _                                    | -1 to 0                              |                   | LSB <sup>2</sup> | D |  |
|    |                                 | ≤13-bit modes   |                 | —                                    | -                                    | ±0.5              |                  |   |  |
| 7  | Effective<br>Number of Bits     | 16-bit differential mode<br>Avg=32<br>Avg=16<br>Avg=8<br>Avg=4<br>Avg=1 | ENO<br>B        | 14.3<br>13.8<br>13.4<br>13.1<br>12.4 | 14.5<br>14.0<br>13.7<br>13.4<br>12.6 |                   | Bits             | С | F <sub>in</sub> =<br>F <sub>sample</sub> /10<br>0                                  |
| 8  | Signal to Noise plus Distortion | See ENOB  | SINA<br>D       | SINAD                                | $= 6.02 \cdot E_{\star}$             | <i>NOB</i> + 1.76 | dB               |   |  |
| 9  | Total Harmonic                  | 16-bit differential mode<br>Avg=32                                      | THD             | _                                    | -95.8                                | -90.4             |                  | С | $F_{in} = (10)$  |
|    | Distortion                      | 16-bit single-ended mode<br>Avg=32                                      | שחו             | _                                    | _                                    | _                 | dB               | D | F <sub>sample</sub> /10<br>0   |
| 10 | Spurious Free<br>Dynamic        | 16-bit differential mode<br>Avg=32                                      | SFDR            | 91.0                                 | 96.5                                 |                   | dB               | с | F <sub>in</sub> =  |
|    | Range                           | 16-bit single-ended mode<br>Avg=32                                      | SI DI           | _                                    |                                      | _                 | άb               | D | F <sub>sample</sub> /10<br>0   |
| 11 | Input Leakage<br>Error          | all modes   | E <sub>IL</sub> |                                      | I <sub>In</sub> * R <sub>AS</sub>    | 5                 | mV               | D | I <sub>In</sub> =<br>leakage<br>current<br>(refer to<br>DC<br>characteri<br>stics) |

<sup>1</sup> All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$ 

<sup>2</sup> Typical values assume V<sub>DDA</sub> = 3.0V, Temp = 25°C, f<sub>ADCK</sub>=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
 <sup>3</sup> 1 LSB = (V<sub>REFH</sub> - V<sub>REFL</sub>)/2<sup>N</sup>
## 3.10 MCG and External Oscillator (XOSC) Characteristics

| #   | Rating   |  | Symbol                            | Min                            | Typical            | Max  | Unit              | С |
|-----|--|--|-----------------------------------|--------------------------------|--------------------|--|-------------------|---|
| 1   | Internal reference startup time                                  |  | t <sub>irefst</sub>               |                                | 55                 | 100  | μS                | D |
| 2   | Average internal reference<br>frequency                          | factory trimmed at<br>VDD=3.0 V and<br>temp=25°C     | f <sub>int_ft</sub>               | _                              | 31.25              | _  | kHz               | С |
|     |  | user trimmed   |                                   | 31.25                          | —                  | 39.0625  |                   | С |
| 3   | DCO output frequency range —                                     | Low range<br>(DRS=00)                                | f <sub>dco_t</sub>                | 16                             | —                  | 20   | MHz               | С |
| U   | trimmed  | Mid range<br>(DRS=01)                                | 'dco_t                            | 32                             | _                  | 40   | 1411 12           | С |
|     |  | High range <sup>1</sup><br>(DRS=10)                  |                                   | 40                             | _                  | 60   |                   | С |
|     | Resolution of trimmed DCO  | with FTRIM   |                                   |                                | ± 0.1              | ± 0.2  |                   | С |
| 4   | output frequency at fixed voltage and temperature                | without FTRIM  | $\Delta f_{dco\_res\_t}$          | _                              | ± 0.2              | ± 0.4  | %f <sub>dco</sub> | С |
|     | Total deviation of trimmed DCO                                   | over voltage and temperature                         |                                   | _                              | ±1.0               | ±2   |                   | Ρ |
| 5   | output frequency over voltage and temperature                    | over fixed voltage<br>and temp range<br>of 0 – 70 °C | ∆f <sub>dco_t</sub>               |                                | ± 0.5              | ± 1  | %f <sub>dco</sub> | С |
| 6 A | Acquisition time   | FLL <sup>2</sup>                                     | t <sub>fll_acquire</sub>          | _                              | _                  | 1  |                   | С |
|     |  | PLL <sup>3</sup>                                     | t <sub>pll_acquire</sub>          | _                              | _                  | 1  | ms                | D |
| 7   | Long term Jitter of DCO output clo<br>2mS interval) <sup>4</sup> | ck (averaged over                                    | C <sub>Jitter</sub>               | _                              | 0.02               | 0.2  | %f <sub>dco</sub> | С |
| 8   | VCO operating frequency  |  | f <sub>vco</sub>                  | 7.0                            |                    | 55.0   | MHz               | D |
| 9   | PLL reference frequency range                                    |  | f <sub>pll_ref</sub>              | 1.0                            | —                  | 2.0  | MHz               | D |
| 10  | Jitter of PLL output clock<br>measured over 625ns <sup>5</sup>   | Long term  | f <sub>pll_jitter_625</sub><br>ns | _                              | 0.566 <sup>4</sup> | _  | %f <sub>pll</sub> | D |
| 44  |  | Entry <sup>6</sup>                                   | D <sub>lock</sub>                 | ± 1.49                         |                    | ± 2.98   | 0/                | D |
| 11  | Lock frequency tolerance   | Exit <sup>7</sup>                                    | D <sub>unl</sub>                  | ± 4.47                         | —                  | ± 5.97   | %                 | D |
|     |  | FLL  | t <sub>fll_lock</sub>             | _                              | _                  | t <sub>fll_acquire+</sub><br>1075(1/ <sup>f</sup> int_t)       |                   | D |
| 12  | Lock time  | PLL  | t <sub>pll_lock</sub>             | _                              | _                  | t <sub>pll_acquire+</sub><br>1075(1/ <sup>f</sup> pll_re<br>f) | s                 | D |
| 13  | Loss of external clock minimum fre<br>0                          | equency - RANGE =                                    | f <sub>loc_low</sub>              | (3/5) x<br>f <sub>int_t</sub>  | _                  | _  | kHz               | D |
| 14  | Loss of external clock minimum frequency - RANGE =<br>1          |  | f <sub>loc_high</sub>             | (16/5) x<br>f <sub>int_t</sub> | _                  | _  | kHz               | D |

Table 18. MCG (Temperature Range = -40 to 105°C Ambient)

<sup>1</sup> This should not exceed the maximum CPU frequency for this device which is 50.33 MHz.

- <sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- <sup>3</sup> This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- <sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>BUS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.
- <sup>5</sup> 625 ns represents 5 time quanta for CAN applications, under worst-case conditions of 8 MHz CAN bus clock, 1 Mbps CAN Bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- <sup>6</sup> Below D<sub>lock</sub> minimum, the MCG is guaranteed to enter lock. Above D<sub>lock</sub> maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- <sup>7</sup> Below D<sub>unl</sub> minimum, the MCG will not exit lock if already in lock. Above D<sub>unl</sub> maximum, the MCG is guaranteed to exit lock.

| # | Chara   | acteristic   | Symbol              | Min   | Typ <sup>1</sup> | Max  | Unit   | С |
|---|---|--|---------------------|---|------------------|------|--------|---|
|   |   | • Low range (RANGE = 0)  | f <sub>lo</sub>     | 32  |                  | 38.4 | kHz    | D |
|   | Oscillator crystal or resonator<br>(EREFS = 1, ERCLKEN = 1) | <ul> <li>High range (RANGE = 1),</li> <li>FEE or FBE mode <sup>2</sup></li> </ul>            | f <sub>hi-fll</sub> | 1   | _                | 5    | MHz    | D |
| 1 |   | <ul> <li>High range (RANGE = 1),</li> <li>PEE or PBE mode <sup>3</sup></li> </ul>            | f <sub>hi-pll</sub> | 1   | _                | 16   | MHz    | D |
|   |   | <ul> <li>High range (RANGE = 1),</li> <li>High gain (HGO = 1),</li> <li>BLPE mode</li> </ul> | f <sub>hi-hgo</sub> | 1   | _                | 16   | MHz    | D |
|   |   | <ul> <li>High range (RANGE = 1),</li> <li>Low power (HGO = 0),</li> <li>BLPE mode</li> </ul> | f <sub>hi-lp</sub>  | 1   | _                | 8    | MHz    | D |
| 2 | Load capacitors   |  |                     | See crystal or resonator manufacturer's recommendation. |                  |      |        |   |
| 3 | Feedback resistor   | <ul> <li>Low range<br/>(32 kHz to 38.4 kHz)</li> </ul>                                       | R <sub>F</sub>      | _   | 10               | _    | MΩ     | D |
| 5 |   | High range     (1 MHz to 16 MHz)   | _                   | _   | 1                | _    | 1015.2 | D |
| 4 | Series resistor — Low range                                 | • Low Gain (HGO = 0)   |                     |   | 0                | _    | 10     | D |
| 4 |   | • High Gain (HGO = 1)  | – R <sub>S</sub>    |   | 100              | _    | kΩ     | D |
|   |   | • Low Gain (HGO = 0)   |                     |   | 0                |      |        | D |
|   |   | • High Gain (HGO = 1)  |                     |   |                  |      |        | D |
| 5 | Series resistor — High range                                | ≥ 8 MHz  | R <sub>S</sub>      |   | 0                | 0    | kΩ     | D |
|   |   | 4 MHz  |                     |   | 0                | 10   | -      | D |
|   |   | 1 MHz  |                     |   | 0                | 20   |        | D |

### Table 19. XOSC (Temperature Range = -40 to 105°C Ambient)

| # | Characteristic                       |   | Symbol                     | Min | Typ <sup>1</sup> | Max | Unit | С |
|---|--------------------------------------|---|----------------------------|-----|------------------|-----|------|---|
|   |                                      | <ul> <li>Low range, low gain (RANGE =<br/>0, HGO = 0)</li> </ul>              | t <sub>CSTL-LP</sub> – 200 |     | 200              | _   |      | D |
|   | 6 Crystal start-up time <sup>4</sup> | <ul> <li>Low range, high gain<br/>(RANGE = 0, HGO = 1)</li> </ul>             |                            | _   | 400              | _   |      | D |
| 6 |                                      | <ul> <li>High range, low gain<br/>(RANGE = 1, HGO = 0)<sup>5</sup></li> </ul> | t <sub>CSTH-LP</sub>       | _   | 5                | _   | ms   | D |
|   |                                      | • High range, high gain<br>(RANGE = 1, HGO = 1) <sup>5</sup>                  |                            | _   | 15               | _   |      | D |

Table 19. XOSC (Temperature Range = -40 to 105°C Ambient) (continued)

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

<sup>4</sup> This parameter is characterized and not tested on each device. Proper PC board layout porcedures must be followed to achieve specifications.

<sup>5</sup> 4 MHz crystal.



### 3.11 Mini-FlexBus Timing Specifications

A multi-function external bus interface called Mini-FlexBus is provided with basic functionality to interface to slave-only devices up to a maximum bus frequency of 25.1666 MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices a simple chip-select based interface can be used.

All processor bus timings are synchronous; that is, input setup/hold and output delay are given in respect to the rising edge of a reference clock, MB\_CLK. The MB\_CLK frequency is half the internal system bus frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Mini-FlexBus output clock (MB\_CLK). All other timing relationships can be derived from these values.

Freescale Semiconductor

| Num | С | Characteristic         | Min   | Max     | Unit | Notes |
|-----|---|------------------------|-------|---------|------|-------|
| _   | _ | Frequency of Operation |       | 25.1666 | MHz  | —     |
| MB1 | D | Clock Period           | 39.73 | —       | ns   | —     |
| MB2 | D | Output Valid           | —     | 20      | ns   | 1     |
| MB3 | D | Output Hold            | 1.0   | —       | ns   | 1     |
| MB4 | D | Input Setup            | 22    | _       | ns   | 2     |
| MB5 | D | Input Hold             | 10    | —       | ns   | 2     |

Table 20. Mini-FlexBus AC Timing Specifications

<sup>1</sup> Specification is valid for all MB\_A[19:0], MB\_D[7:0], MB\_CS[1:0], MB\_OE, MB\_R/W, and MB\_ALE.

<sup>2</sup> Specification is valid for all MB\_D[7:0].



Figure 9. Mini-FlexBus Read Timing



Figure 10. Mini-FlexBus Write Timing

## 3.12 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### 3.12.1 Control Timing

| # | Symbol                               | Parameter  |                            | Min                           | Typical <sup>1</sup> | Max    | С | Unit |
|---|--------------------------------------|--|----------------------------|-------------------------------|----------------------|--------|---|------|
| 1 | f <sub>Bus</sub>                     | Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )   |                            |                               |                      |        |   | MHz  |
|   |                                      |  | $V_{DD} \ge 1.8 \text{ V}$ | dc                            | _                    | 10     | D |      |
|   |                                      |  | V <sub>DD</sub> > 2.1 V    | dc                            |                      | 20     | D |      |
|   |                                      |  | V <sub>DD</sub> > 2.4 V    | dc                            | _                    | 25.165 | D |      |
| 2 | t <sub>LPO</sub>                     | Internal low-power oscillator<br>period  |                            | 700                           | 1000                 | 1300   | Р | μs   |
| 3 | t <sub>extrst</sub>                  | External reset pulse width <sup>2</sup><br>( $t_{cyc} = 1/f_{Self\_reset}$ )                                       |                            | 100                           | _                    | _      | D | ns   |
| 4 | t <sub>rstdrv</sub>                  | Reset low drive  |                            | 66 x t <sub>cyc</sub>         | —                    | —      | D | ns   |
| 5 | t <sub>MSSU</sub>                    | Active background debug mode latch setup time  |                            | 500                           | _                    | _      | D | ns   |
| 6 | t <sub>MSH</sub>                     | Active background debug mode latch hold time   |                            | 100                           |                      | _      | D | ns   |
| 7 | t <sub>ILIH,</sub> t <sub>IHIL</sub> | IRQ pulse width <ul> <li>Asynchronous path<sup>2</sup></li> <li>Synchronous path<sup>3</sup></li> </ul>            |                            | 100<br>1.5 x t <sub>cyc</sub> | _                    | _      | D | ns   |
| 8 | t <sub>ILIH,</sub> t <sub>IHIL</sub> | <ul> <li>KBIPx pulse width</li> <li>Asynchronous path<sup>2</sup></li> <li>Synchronous path<sup>3</sup></li> </ul> |                            | 100<br>1.5 x t <sub>cyc</sub> | _                    | _      | D | ns   |

### Table 21. Control Timing

| # | Symbol                                | Parameter                          |   | Min | Typical <sup>1</sup> | Max | С | Unit |
|---|---------------------------------------|------------------------------------|---|-----|----------------------|-----|---|------|
| 9 | t <sub>Rise</sub> , t <sub>Fall</sub> | Port rise and fall time (load = 50 | ) pF) <sup>4</sup> , Low Drive                  | )   |                      |     |   | ns   |
|   |                                       |                                    | Slew rate<br>control<br>disabled<br>(PTxSE = 0) | _   | 11                   | _   | D |      |
|   |                                       |                                    | Slew rate<br>control<br>enabled<br>(PTxSE = 1)  | _   | 35                   | _   | D |      |
|   |                                       |                                    | Slew rate<br>control<br>disabled<br>(PTxSE = 0) |     | 40                   | _   | D |      |
|   |                                       |                                    | Slew rate<br>control<br>enabled<br>(PTxSE = 1)  | _   | 75                   | _   | D |      |

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0$  V, 25 °C unless otherwise stated.

<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>3</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>4</sup> Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range –40 °C to 105 °C.



Figure 12. IRQ/KBIPx Timing

### 3.12.2 TPM Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

| # | С | Function                  | Symbol              | Min | Max                 | Unit             |
|---|---|---------------------------|---------------------|-----|---------------------|------------------|
| 1 | _ | External clock frequency  | f <sub>TPMext</sub> | dc  | f <sub>Bus</sub> /4 | MHz              |
| 2 | — | External clock period     | t <sub>TPMext</sub> | 4   | —                   | t <sub>cyc</sub> |
| 3 | D | External clock high time  | t <sub>clkh</sub>   | 1.5 | —                   | t <sub>cyc</sub> |
| 4 | D | External clock low time   | t <sub>ciki</sub>   | 1.5 | —                   | t <sub>cyc</sub> |
| 5 | D | Input capture pulse width | t <sub>ICPW</sub>   | 1.5 | —                   | t <sub>cyc</sub> |





Figure 13. Timer External Clock



Figure 14. Timer Input Capture Pulse

### 3.13 SPI Characteristics

Table 23 and Figure 15 through Figure 18 describe the timing requirements for the SPI system.

| No. <sup>1</sup> | Characteristic <sup>2</sup>          |                 | Symbol                             | Min  | Мах  | Unit                                   | С |
|------------------|--------------------------------------|-----------------|------------------------------------|--|--|--|---|
| 1                | Operating frequency                  | Master<br>Slave | f <sub>op</sub>                    | f <sub>Bus</sub> /2048<br>0                    | f <sub>Bus</sub> /2<br>f <sub>Bus</sub> /4 | Hz<br>Hz                               | D |
| 2                | SPSCK period                         | Master<br>Slave | t <sub>SPSCK</sub>                 | 2<br>4   | 2048                                       | t <sub>cyc</sub><br>t <sub>cyc</sub>   | D |
| 3                | Enable lead time                     | Master<br>Slave | t <sub>Lead</sub>                  | 1/2<br>1                                       |  | <sup>t</sup> spsck<br>t <sub>cyc</sub> | D |
| 4                | Enable lag time                      | Master<br>Slave | t <sub>Lag</sub>                   | 1/2<br>1                                       |  | <sup>t</sup> spscк<br>t <sub>cyc</sub> | D |
| 5                | Clock (SPSCK) high or low time       | Master<br>Slave | t <sub>WSPSCK</sub>                | t <sub>cyc</sub> – 30<br>t <sub>cyc</sub> – 30 | 1024 t <sub>cyc</sub>                      | ns<br>ns                               | D |
| 6                | Data setup time (inputs)             | Master<br>Slave | t <sub>SU</sub><br>t <sub>SU</sub> | 15<br>15                                       |  | ns<br>ns                               | D |
| 7                | Data hold time (inputs)              | Master<br>Slave | t <sub>HI</sub><br>t <sub>HI</sub> | 0<br>25  |  | ns<br>ns                               | D |
| 8                | Slave access time <sup>3</sup>       |                 | t <sub>a</sub>                     | _  | 1  | t <sub>cyc</sub>                       | D |
| 9                | Slave MISO disable time <sup>4</sup> |                 | t <sub>dis</sub>                   | _  | 1  | t <sub>cyc</sub>                       | D |
| 10               | Data valid (after SPSCK edge)        | Master<br>Slave | t <sub>v</sub>                     |  | 25<br>25                                   | ns<br>ns                               | D |
| 11               | Data hold time (outputs)             | Master<br>Slave | t <sub>HO</sub>                    | 0<br>0   |  | ns<br>ns                               | D |
| 12               | Rise time                            | Input<br>Output | t <sub>RI</sub><br>t <sub>RO</sub> |  | t <sub>cyc</sub> – 25<br>25                | ns<br>ns                               | D |
| 13               | Fall time                            | Input<br>Output | t <sub>FI</sub><br>t <sub>FO</sub> |  | t <sub>cyc</sub> – 25<br>25                | ns<br>ns                               | D |

#### Table 23. SPI Timing

<sup>1</sup> Numbers in this column identify elements in Figure 15 through Figure 18.

<sup>2</sup> All timing is shown with respect to 20% V<sub>DD</sub> and 70% V<sub>DD</sub>, unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

<sup>3</sup> Time to data active from high-impedance state.

<sup>4</sup> Hold time to high-impedance state.



NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





NOTES:

1.  $\overline{SS}$  output mode (MODFEN = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 16. SPI Master Timing (CPHA = 1)



1. Not defined, but normally MSB of character just received **Figure 17. SPI Slave Timing (CPHA = 0)** 



## 3.14 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device (MCF51MM256RM).

| #  | Characteristic  | Symbol                  | Min    | Typical | Мах  | Unit              | С |
|----|---|-------------------------|--------|---------|------|-------------------|---|
| 1  | Supply voltage for program/erase<br>–40°C to 105°C  | V <sub>prog/erase</sub> | 1.8    | _       | 3.6  | V                 | D |
| 2  | Supply voltage for read operation   | V <sub>Read</sub>       | 1.8    | —       | 3.6  | V                 | D |
| 3  | Internal FCLK frequency <sup>1</sup>  | f <sub>FCLK</sub>       | 150    | —       | 200  | kHz               | D |
| 4  | Internal FCLK period (1/FCLK)   | t <sub>Fcyc</sub>       | 5      | —       | 6.67 | μS                | D |
| 5  | Byte program time (random location) <sup>2</sup>  | t <sub>prog</sub>       | 9      |         |      | t <sub>Fcyc</sub> | Р |
| 6  | Byte program time (burst mode) <sup>2</sup>   | t <sub>Burst</sub>      |        | 4       |      | t <sub>Fcyc</sub> | Р |
| 7  | Page erase time <sup>2</sup>  | t <sub>Page</sub>       |        | 4000    |      | t <sub>Fcyc</sub> | Р |
| 8  | Mass erase time <sup>2</sup>  | t <sub>Mass</sub>       |        | 20,000  |      | t <sub>Fcyc</sub> | Р |
| 9  | Program/erase endurance <sup>3</sup><br>T <sub>L</sub> to T <sub>H</sub> = $-40^{\circ}$ C to + 105°C<br>T = 25°C |                         | 10,000 |         | _    | cycles            | С |
| 10 | Data retention <sup>4</sup>   | t <sub>D_ret</sub>      | 15     | 100     | _    | years             | С |

| Table 24. Fla | sh Characteristics |
|---------------|--------------------|
|---------------|--------------------|

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>4</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.* 

## 3.15 USB Electricals

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

If the Freescale USB On-the-Go implementation has electrical characteristics that deviate from the standard or require additional information, this space would be used to communicate that information.

| # | Characteristic                                       | Symbol               | Min | Тур | Мах  | Unit | С |
|---|--|----------------------|-----|-----|------|------|---|
| 1 | Regulator operating voltage                          | V <sub>regin</sub>   | 3.9 | —   | 5.5  | V    | С |
| 2 | VREG output  | V <sub>regout</sub>  | 3   | 3.3 | 3.75 | V    | Р |
| 3 | V <sub>USB33</sub> input with internal VREG disabled | V <sub>usb33in</sub> | 3   | 3.3 | 3.6  | V    | С |
| 4 | VREG Quiescent Current                               | I <sub>VRQ</sub>     | —   | 0.5 | —    | mA   | С |

Table 25. Internal USB 3.3 V Voltage Regulator Characteristics

## 3.16 VREF Electrical Specifications

Table 26. VREF Electrical Specifications

| #  | Characteristic   | Symbol           | Min   | Max   | Unit            | С |
|----|--|------------------|-------|-------|-----------------|---|
| 1  | Supply voltage   | V <sub>DDA</sub> | 1.80  | 3.6   | V               | С |
| 2  | Temperature  | T <sub>A</sub>   | -40   | 105   | °C              | С |
| 3  | Output Load Capacitance  | CL               | _     | 100   | nf              | D |
| 4  | Maximum Load   | _                | _     | 10    | mA              | _ |
| 5  | Voltage Reference Output with Factory Trim. $V_{DD} = 3 V$ at 25°C.  | Vout             | 1.145 | 1.153 | V               | Р |
| 6  | Temperature Drift (Vmin – Vmax across the full temperature range)  | Tdrift           | _     | 25    | mV <sup>1</sup> | Т |
| 7  | Aging Coefficient <sup>2</sup>   | Ac               | _     | 60    | µV/year         | С |
| 8  | Powered down Current (Off Mode,<br>VREFEN=0, VRSTEN=0)   | I                | _     | 0.10  | μA              | С |
| 9  | Bandgap only (MODE_LV[1:0] = 00)   | I                | _     | 75    | μA              | Т |
| 10 | Low-Power buffer (MODE_LV[1:0] = 01)   | I                | _     | 125   | μA              | Т |
| 11 | Tight-Regulation buffer (MODE_LV[1:0]<br>= 10)   | I                | _     | 1.1   | mA              | т |
| 12 | Load Regulation MODE_LV = 10   | _                | _     | 100   | µV/mA           | С |
| 13 | Line Regulation MODE = 1:0, Tight<br>Regulation $V_{DD}$ < 2.3 V, Delta $V_{DDA}$ =<br>100 mV, VREFH = 1.2 V driven<br>externally with VREFO disabled.<br>(Power Supply Rejection) | DC               | 70    | _     | dB              | с |

<sup>1</sup> See typical chart that follows (Figure 19).

<sup>2</sup> Linear reliability model (1008 hours stress at 125°C = 10 years operating life) used to calculate Aging µV/year. V<sub>refo</sub> data recorded per month.

| # | Characteristic   | Symbol             | Min   | Мах   | Unit            | С | Notes |
|---|--|--------------------|-------|-------|-----------------|---|-------|
| 1 | Voltage Reference Output with<br>Factory Trim (Temperature range<br>from 0° C to 50° C)            | V <sub>out</sub>   | 1.149 | 1.152 | mV              | т |       |
| 2 | Temperature Drift (V <sub>min</sub> – V <sub>max</sub><br>Temperature range from 0° C to<br>50° C) | T <sub>drift</sub> | _     | 3     | mV <sup>1</sup> | т |       |

Table 27. VREF Limited Range Operating Behaviors

<sup>1</sup> See typical chart that follows (Figure 19).







## 3.17 TRIAMP Electrical Parameters

Table 28. TRIAMP Characteristics 1.8–3.6 V, –40°C~105°C

| #  | Characteristic <sup>1</sup>                                     | Symbol              | Min  | Typ <sup>2</sup> | Max                       | Unit | С |
|----|---|---------------------|------|------------------|---------------------------|------|---|
| 1  | Operating Voltage   | V <sub>DD</sub>     | 1.8  | —                | 3.6                       | V    | С |
| 2  | Supply Current (I <sub>OUT</sub> =0mA, CL=0)<br>Low-power mode  | I <sub>SUPPLY</sub> | _    | 52               | 60                        | μΑ   | т |
| 3  | Supply Current (I <sub>OUT</sub> =0mA, CL=0)<br>High-speed mode | I <sub>SUPPLY</sub> | _    | 432              | 480                       | μΑ   | т |
| 4  | Input Offset Voltage  | V <sub>OS</sub>     | _    | ± 1              | ± 5                       | mV   | Т |
| 5  | Input Offset Voltage Temperature Drift                          | α <sub>VOS</sub>    | _    | 600              | —                         | μV   | Т |
| 6  | Input Offset Current  | I <sub>OS</sub>     | _    | ±120             | 500                       | pА   | Т |
| 7  | Input Bias Current (0 ~ 50°C)                                   | I <sub>BIAS</sub>   | _    | < 350            | < ±500                    | pА   | Т |
| 8  | Input Bias Current (-40 ~ 105°C)                                | I <sub>BIAS</sub>   | _    | 3                | 6.55                      | nA   | Т |
| 9  | Input Common Mode Voltage Low                                   | V <sub>CML</sub>    | 0    | —                | —                         | V    | Т |
| 10 | Input Common Mode Voltage High                                  | V <sub>CMH</sub>    |      | —                | V <sub>DD</sub> -1.4      | V    | Т |
| 11 | Input Resistance  | R <sub>IN</sub>     | 500  | —                | —                         | MΩ   | Т |
| 12 | Input Capacitances  | C <sub>IN</sub>     |      | —                | 5                         | pF   | D |
| 13 | AC Input Impedance (f <sub>IN</sub> =100kHz)                    | X <sub>IN</sub>     | _    | 1                | —                         | MΩ   | D |
| 14 | Input Common Mode Rejection Ratio                               | CMRR                | 60   | 70               | _                         | dB   | Т |
| 15 | Power Supply Rejection Ration                                   | PSRR                | 60   | 70               | —                         | dB   | Т |
| 16 | Slew Rate (∆V <sub>IN</sub> =100mV) Low-power mode              | SR                  | _    | 0.1              | _                         | V/µs | т |
| 17 | Slew Rate (∆V <sub>IN</sub> =100mV) High-speed mode             | SR                  | _    | 1                | _                         | V/µs | Т |
| 18 | Unity Gain Bandwidth (Low-power mode)<br>50pF                   | GBW                 | 0.15 | 0.25             | —                         | MHz  | Т |
| 19 | Unity Gain Bandwidth (High-speed mode)<br>50pF                  | GBW                 |      | 1.6              | —                         | MHz  | Т |
| 20 | DC Open Loop Voltage Gain                                       | A <sub>V</sub>      |      | 80               | —                         | dB   | Т |
| 21 | Load Capacitance Driving Capability                             | CL(max)             | _    | —                | 100                       | pF   | Т |
| 22 | Output Impedance AC Open Loop<br>(@100 kHz Low-power mode)      | R <sub>OUT</sub>    | _    | 1.4              | _                         | kΩ   | D |
| 23 | Output Impedance AC Open Loop<br>(@100 kHz High-speed mode)     | R <sub>OUT</sub>    | _    | 184              | _                         | Ω    | D |
| 24 | Output Voltage Range  | triout              | 0.15 | _                | V <sub>DD</sub> –<br>0.15 | V    | Т |
| 25 | Output Drive Capability   | I <sub>OUT</sub>    |      | ± 1.0            | —                         | mA   | Т |
| 26 | Gain Margin   | GM                  | 20   | —                | —                         | dB   | D |
| 27 | Phase Margin  | PM                  | 45   | 55               | —                         | deg  | Т |

#### Table 28. TRIAMP Characteristics 1.8–3.6 V, –40°C~105°C (continued)

| #  | Characteristic <sup>1</sup> | Symbol   | Min | Typ <sup>2</sup> | Мах | Unit   | С |
|----|-----------------------------|----------|-----|------------------|-----|--------|---|
| 28 | Input Voltage Noise Density | f= 1 kHz | _   | 160              | _   | nV/√Hz | Т |

<sup>1</sup> All parameters are measured at 3.0 V, CL= 47 pF across temperature -40 to + 105 °C unless specified.

<sup>2</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

## 3.18 **OPAMP Electrical Parameters**

|    |   |                     |     |                  |                 |      | 1 |
|----|---|---------------------|-----|------------------|-----------------|------|---|
| #  | Characteristics <sup>1</sup>                                  | Symbol              | Min | Typ <sup>2</sup> | Max             | Unit | С |
| 1  | Operating Voltage   | V <sub>DD</sub>     | 1.8 | _                | 3.6             | V    | С |
| 2  | Supply Current (I <sub>OUT</sub> =0mA, CL=0 Low-Power mode)   | I <sub>SUPPLY</sub> | _   | 48               | 80              | μΑ   | т |
| 3  | Supply Current (I <sub>OUT</sub> =0mA, CL=0 High-Speed mode)  | I <sub>SUPPLY</sub> | _   | 350              | 500             | μΑ   | Т |
| 4  | Input Offset Voltage  | V <sub>OS</sub>     | _   | ±2               | ±6              | mV   | Т |
| 5  | Input Offset Voltage Temperature Coefficient                  | $\alpha_{VOS}$      |     | 10               | _               | μV/C | Т |
| 6  | Input Offset Current (-40°C to 105°C)                         | I <sub>OS</sub>     | _   | ±2.5             | ±250            | nA   | Т |
| 7  | Input Offset Current (-40°C to 50°C)                          | I <sub>OS</sub>     | _   | —                | 45              | nA   | Т |
| 8  | Positive Input Bias Current (-40°C to 105°C)                  | I <sub>BIAS</sub>   | _   | 0.8              | 3.5             | nA   | Т |
| 9  | Positive Input Bias Current (-40°C to 50°C)                   | I <sub>BIAS</sub>   | _   | —                | ±2              | nA   | Т |
| 10 | Negative Input Bias Current (-40°C to 105°C)                  | I <sub>BIAS</sub>   | _   | 2.5              | 250             | nA   | Т |
| 11 | Negative Input Bias Current (-40°C to 50°C)                   | I <sub>BIAS</sub>   | _   | —                | 45              | nA   | Т |
| 12 | 12 Input Common Mode Voltage Low                              |                     | 0.1 | —                | —               | V    | Т |
| 13 | Input Common Mode Voltage High                                | V <sub>CMH</sub>    | _   | —                | V <sub>DD</sub> | V    | Т |
| 14 | Input Resistance  | R <sub>IN</sub>     |     | 500              | —               | MΩ   | Т |
| 15 | Input Capacitances  | C <sub>IN</sub>     | _   | —                | 10              | pF   | D |
| 16 | AC Input Impedance (f <sub>IN</sub> =100kHz Negative Channel) | X <sub>IN</sub>     | _   | 52               | _               | kΩ   | D |
| 17 | AC Input Impedance (f <sub>IN</sub> =100kHz Positive Channel) | X <sub>IN</sub>     | _   | 132              | _               | kΩ   | D |
| 18 | Input Common Mode Rejection Ratio                             | CMRR                | 55  | 65               | —               | dB   | Т |
| 19 | Power Supply Rejection Ratio                                  | PSRR                | 60  | 65               | —               | dB   | Т |
| 20 | Slew Rate ( $\Delta V_{IN}$ =100mV Low-Power mode)            | SR                  | 0.1 | —                | —               | V/µs | Т |
| 21 | Slew Rate ( $\Delta V_{IN}$ =100mV High-Speed mode)           | SR                  | 1   | —                | —               | V/µs | Т |
| 22 | Unity Gain Bandwidth (Low-Power mode)                         | GBW                 | 0.2 | │ —              | —               | MHz  | Т |
| 23 | Unity Gain Bandwidth (High-Speed mode)                        | GBW                 | 1   | —                | —               | MHz  | Т |
| 24 | DC Open Loop Voltage Gain                                     | A <sub>V</sub>      | 80  | 90               | —               | dB   | Т |
| 25 | Load Capacitance Driving Capability                           | CL(max)             | —   | │ —              | 100             | pF   | Т |
| 26 | Output Impedance AC Open Loop (@100 kHz<br>Low-Power mode)    | R <sub>OUT</sub>    | —   | 4k               | —               | Ω    | D |

### Table 29. OPAMP Characteristics 1.8–3.6 V

Freescale Semiconductor

| #  | Characteristics <sup>1</sup>   | Symbol               | Min  | Typ <sup>2</sup> | Max                       | Unit   | С |
|----|--|----------------------|------|------------------|---------------------------|--------|---|
| 27 | Output Impedance AC Open Loop (@100 kHz<br>High-Speed mode)  | R <sub>OUT</sub>     | _    | 220              | _                         | Ω      | D |
| 28 | 28 Output Voltage Range  |                      | 0.15 | _                | V <sub>DD</sub> -0.1<br>5 | V      | Т |
| 29 | Output Drive Capability  | I <sub>OUT</sub>     | ±0.5 | ±1.0             | —                         | mA     | Т |
| 30 | Gain Margin  | GM                   | 20   | —                | —                         | dB     | D |
| 31 | Phase Margin   | PM                   | 45   | 55               | —                         | deg    | Т |
| 32 | 32 GPAMP startup time (Low-Power mode)<br>(Tolerance < 1%, Vin = 0.5 Vp–p, CL = 25 pF,<br>RL = 100k) |                      | _    | 4                | _                         | uS     | т |
| 33 | GPAMP startup time (Low-Power mode)<br>(Tolerance < 1%, Vin = 0.5 Vp–p, CL = 25 pF,<br>RL = 100k)    | T <sub>startup</sub> | _    | 1                | _                         | uS     | т |
| 34 | Input Voltage Noise Density  | f=1 kHz              | _    | 250              | —                         | nV/√Hz | Т |

### Table 29. OPAMP Characteristics 1.8–3.6 V (continued)

<sup>1</sup> All parameters are measured at 3.3 V, CL =4 7 pF across temperature -40 to + 105°C unless specified.
 <sup>2</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

**Ordering Information** 

# 4 Ordering Information

This section contains ordering information for the device numbering system. See Table 2 for feature summary by package information.

## 4.1 Part Numbers

| Freescale Part<br>Number | Description                         | Flash / SRAM<br>(Kbytes) | Package    | Temperature   |
|--------------------------|-------------------------------------|--------------------------|------------|---------------|
| MCF51MM256VML            | MCF51MM256 ColdFire Microcontroller | 256K/32K                 | 104 MAPBGA | –40 to 105 °C |
| MCF51MM256VLL            | MCF51MM256 ColdFire Microcontroller | 256K/32K                 | 100 LQFP   | –40 to 105 °C |
| MCF51MM256VMB            | MCF51MM256 ColdFire Microcontroller | 256K/32K                 | 81 MAPBGA  | –40 to 105 °C |
| MCF51MM256VLK            | MCF51MM256 ColdFire Microcontroller | 256K/32K                 | 80 LQFP    | –40 to 105 °C |
| MCF51MM128VMB            | MCF51MM128 ColdFire Microcontroller | 128K/32K                 | 81 MAPBGA  | –40 to 105 °C |
| MCF51MM128VLK            | MCF51MM128 ColdFire Microcontroller | 128K/32K                 | 80 LQFP    | –40 to 105 °C |
| MCF51MM256CML            | MCF51MM256 ColdFire Microcontroller | 256K/32K                 | 104 MAPBGA | –40 to 85 °C  |
| MCF51MM256CLL            | MCF51MM256 ColdFire Microcontroller | 256K/32K                 | 100 LQFP   | –40 to 85 °C  |
| MCF51MM256CMB            | MCF51MM256 ColdFire Microcontroller | 256K/32K                 | 81 MAPBGA  | –40 to 85 °C  |
| MCF51MM256CLK            | MCF51MM256 ColdFire Microcontroller | 256K/32K                 | 80 LQFP    | –40 to 85 °C  |
| MCF51MM128CMB            | MCF51MM128 ColdFire Microcontroller | 128K/32K                 | 81 MAPBGA  | –40 to 85 °C  |
| MCF51MM128CLK            | MCF51MM128 ColdFire Microcontroller | 128K/32K                 | 80 LQFP    | –40 to 85 °C  |

Table 30. Orderable Part Number Summary

## 4.2 Package Information

| Table 3 | 31. | Package | Descriptions |
|---------|-----|---------|--------------|
|---------|-----|---------|--------------|

| Pin Count | Package Type          | Abbreviation | Designator | Case No. | Document No. |
|-----------|-----------------------|--------------|------------|----------|--------------|
| 100       | Low Quad Flat Package | LQFP         | LL         | 983-03   | 98ASS23308W  |
| 80        | Low Quad Flat Package | LQFP         | LK         | 1418     | 98ASS23174W  |
| 104       | MAPBGA Package        | MAPBGA       | ML         | 1285-02  | 98ARH98267A  |
| 81        | MAPBGA Package        | MAPBGA       | MB         | 1662-01  | 98ASA10670D  |

## 4.3 Mechanical Drawings

Table 31 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MCF51MM256/128 Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 31, or
- Open a browser to the Freescale<sup>®</sup> website (http://www.freescale.com), and enter the appropriate document number (from Table 31) in the "Enter Keyword" search box at the top of the page.

# 5 Revision History

This section lists major changes between versions of the MCF51MM256 Data Sheet.

| Revision | Date             | Description   |
|----------|------------------|---|
| 0        | March/April 2009 | Initial Draft   |
| 1        | July 2009        | <ul> <li>Revised to follow standard template.</li> <li>Removed extraneous headings from the TOC.</li> <li>Corrected units for Monotoncity to be blank in for the DAC specification.</li> <li>Updated ADC characteristic tables to include 16-Bit SAR in headings.</li> </ul>  |
| 2        | July 2009        | <ul> <li>Changed MCG (XOSC) Electricals Table - Row 2, Average Internal Reference<br/>Frequency typical value from 32.768 to 31.25.</li> </ul>  |
| 3        | April 2010       | <ul> <li>Updated Thermal Characteristics table. Reinserted the 81 and 104 MapBGA devices.</li> <li>Revised the ESD and Latch-Up Protection Characeristic description to read: Latch-up Current at T<sub>A</sub> = 125°C.</li> <li>Changed Table . DC Characteristics rows 2 and 4, to 1.8 V, ILoad = -600 mA conditions to 1.8 V, ILoad = 600µA respectively.</li> <li>Corrected the 16-bit SAR ADC Operating Condition table Ref Voltage High Min value to be 1.13 instead of 1.15.</li> <li>Updated the ADC electricals.</li> <li>Inserted the Mini-FlexBus Timing Specifications.</li> <li>Added a Temp Drift parameter to the VREF Electrical Specifications.</li> <li>Removed the S08 Naming Convention diagram.</li> <li>Updated the Orderable Part Number Summary to include the Freescale Part Number suffixes.</li> <li>Completed the 80LQFP package drawing from 98ARL10530D to 98ASS23174W. Updated electrical characteristic data.</li> </ul> |
| 4        | October 2010     | Updated with the latest characteristic data. Added several figures. Added the ADC Typical Operation table.  |

### Table 32. Revision History

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

#### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### USA/Europe or Locations Not Listed: Freescale Semiconductor

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center http://compass.freescale.net/go/168063291 1-800-441-2447 or 1-303-675-2140 Fax: 1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009-2010. All rights reserved.



MCF51MM256 Rev. 4, 10/2010

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.