

# Freescale Semiconductor

## Data Sheet: Technical Data


Document Number: MC9S08LL64  
Rev. 6, 6/2011

An Energy Efficient Solution by Freescale



### MC9S08LL64 Series

Covers: MC9S08LL64 and MC9S08LL36



64-LQFP  
Case 840F



80-LQFP  
Case 917A

- 8-Bit HCS08 Central Processor Unit (CPU)
  - Up to 40 MHz CPU at 3.6 V to 2.1 V across temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
  - Up to 20 MHz at 2.1 V to 1.8 V across temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Dual array flash read/program/erase over full operating voltage and temperature
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
  - Two low-power stop modes
  - Reduced-power wait mode
  - Low-power run and wait modes allow peripherals to run while voltage regulator is in standby
  - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
  - Very low-power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to time-of-day (TOD) module
  - 6  $\mu\text{s}$  typical wakeup time from stop3 mode
- Clock Source Options
  - Oscillator (XOSC) — Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) — Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies from 1 MHz to 20 MHz
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
  - Low-voltage warning with interrupt
  - Low-voltage detection with reset or interrupt
  - Illegal opcode detection with reset; illegal address detection with reset
  - Flash block protection
- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
  - On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes
- Peripherals
  - LCD — Up to  $8 \times 36$  or  $4 \times 40$  LCD driver with internal charge pump and option to provide an internally-regulated LCD reference that can be trimmed for contrast control
  - ADC — 10-channel, 12-bit resolution; up to 2.5  $\mu\text{s}$  conversion time; automatic compare function; temperature sensor; operation in stop3; fully functional from 3.6 V to 1.8 V
  - IIC — Inter-integrated circuit bus module to operate at up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt-driven byte-by-byte data transfer; broadcast mode; 10-bit addressing
  - ACMP — Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal reference voltage; outputs can be optionally routed to TPM module; operation in stop3
  - SC1x — Two full-duplex non-return to zero (NRZ) modules (SC11 and SC12); LIN master extended break generation; LIN slave extended break detection; wakeup on active edge
  - SPI — Full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
  - TPMx — Two 2-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
  - TOD — (Time-of-day) 8-bit, quarter second counter with match register; external clock source for precise time base, time-of-day, calendar, or task scheduling functions
  - VREFx — Trimmable via an 8-bit register in 0.5 mV steps; automatically loaded with room temperature value upon reset; can be enabled to operate in stop3 mode; trim register is not available in stop modes.
- Input/Output
  - Dedicated accurate voltage reference output pin, 1.15 V output (VREF0x); trimmable with 0.5 mV resolution
  - Up to 39 GPIOs, two output-only pins
  - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- Package Options
  - 14mm  $\times$  14mm 80-pin LQFP, 10 mm  $\times$  10 mm 64-pin LQFP

# Contents

1	Devices in the MC9S08LL64 Series	3	3.10.2 TPM Module Timing	29	
2	Pin Assignments	5	3.10.3 SPI Timing	30	
3	Electrical Characteristics	9	3.11 Analog Comparator (ACMP) Electricals	33	
3.1	Introduction	9	3.12 ADC Characteristics	33	
3.2	Parameter Classification	9	3.13 VREF Specifications	38	
3.3	Absolute Maximum Ratings	9	3.14 LCD Specifications	39	
3.4	Thermal Characteristics	10	3.15 Flash Specifications	39	
3.5	ESD Protection and Latch-Up Immunity	11	3.16 EMC Performance	40	
3.6	DC Characteristics	12	3.16.1 Radiated Emissions	40	
3.7	Supply Current Characteristics	23	4	Ordering Information	40
3.8	External Oscillator (XOSCVLP) Characteristics	24	4.1	Device Numbering System	41
3.9	Internal Clock Source (ICS) Characteristics	26	4.2	Package Information	41
3.10	AC Characteristics	27	4.3	Mechanical Drawings	41
3.10.1	Control Timing	28			

## Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

<http://freescale.com/>

The following revision history table summarizes changes contained in this document.

Rev	Date	Description of Changes
1	7/2008	Initial Release of the electrical characteristics in the Reference Manual.
2	01/2009	Initial Release after product redefinition and restructuring of information into a separate Data Sheet and Reference Manual.
3	03/2009	Incorporated revisions for customer release.
4	08/2009	Completed all the TBDs. Corrected Pin out in the <a href="#">Figure 2</a> , <a href="#">Figure 3</a> and <a href="#">Table 2</a> . Updated $V_{OH}$ , $I_{IN}$ , $I_{OZ}$ , $R_{PU}$ , $R_{PD}$ , added $I_{INT}$ in the <a href="#">Table 8</a> . Updated <a href="#">Table 9</a> . Updated ERREFSTEN and added LCD in the <a href="#">Table 10</a> . Updated $f_{ADACK}$ , $E_{TUE}$ , DNL, INL, $E_{ZS}$ and $E_{FS}$ in the <a href="#">Table 18</a> . Updated V Room Temp in the <a href="#">Table 19</a> .
5	1/2010	Added 80-pin LQFP package information for MC9S08LL36.
6	6/2011	Changed the ERREFSTEN to EREFSTEN, updated the VREFOx to 1.15 V Added LCD specification in the <a href="#">Table 10</a> .

## Related Documentation

Find the most current versions of all documents at: <http://www.freescale.com>

### Reference Manual — MC9S08LL64RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

**MC9S08LL64 Series MCU Data Sheet, Rev. 6**

# 1 Devices in the MC9S08LL64 Series

Table 1 summarizes the feature set available in the MC9S08LL64 series of MCUs.

**Table 1. MC9S08LL64 Series Features by MCU and Package**

Feature	MC9S08LL64		MC9S08LL36	
	80-pin LQFP	64-pin LQFP	80-pin LQFP	64-pin LQFP
FLASH	64 KB (32,768 and 32,768 Arrays)		36 KB (24,576 and 12,288 Arrays)	
RAM	4000		4000	
ACMP	yes		yes	
ADC	10-ch	8-ch	10-ch	8-ch
IIC	yes		yes	
IRQ	yes		yes	
KBI	8		8	
SCI1	yes		yes	
SCI2	yes		yes	
SPI	yes		yes	
TPM1	2-ch		2-ch	
TPM2	2-ch		2-ch	
TOD	yes		yes	
LCD	8×36 4×40	8×24 4×28	8×36 4×40	8×24 4×28
VREFO1	yes	no	yes	no
VREFO2	no	yes	no	yes
I/O pins <sup>1</sup>	39	37	39	37

<sup>1</sup> The 39 I/O pins include two output-only pins and 18 LCD GPIO.

The block diagram in Figure 1 shows the structure of the MC9S08LL64 series MCU.




Figure 1. MC9S08LL64 Series Block Diagram

## 2 Pin Assignments

This section shows the pin assignments for the MC9S08LL64 series devices.





Figure 2. 64-Pin LQFP



**Figure 3. 80-Pin LQFP**

**Table 2. Pin Availability by Package Pin-Count**

		<-- Lowest Priority --> Highest				
80	64	Port Pin	Alt 1	Alt 2	Alt3	Alt4
1	2	PTE0	LCD13			
2		LCD12				
3		LCD11				
4		LCD10				
5		LCD9				
6		LCD8				

**Table 2. Pin Availability by Package Pin-Count (continued)**

		<-- Lowest <b>Priority</b> --> Highest				
<b>80</b>	<b>64</b>	<b>Port Pin</b>	<b>Alt 1</b>	<b>Alt 2</b>	<b>Alt3</b>	<b>Alt4</b>
7	3	PTD7	LCD7			
8	4	PTD6	LCD6			
9	5	PTD5	LCD5			
10	6	PTD4	LCD4			
11	7	PTD3	LCD3			
12	8	PTD2	LCD2			
13	9	PTD1	LCD1			
14	10	PTD0	LCD0			
15	11	V <sub>CAP1</sub>				
16	12	V <sub>CAP2</sub>				
17	13	V <sub>LL1</sub>				
18	14	V <sub>LL2</sub>				
19	15	V <sub>LL3</sub>				
20	16	V <sub>LCD</sub>				
21	17	PTA6	KBIP6	ADP10	ACMP+	
22	18	PTA7	KBIP7	ADP11	ACMP-	
23	19	V <sub>SSA</sub>				
24		V <sub>REFL</sub>				
25		ADP0				
26		ADP12				
27		VREFO1				
28	20	V <sub>REFH</sub>				
29		V <sub>DDA</sub>				
30	21	PTB0		EXTAL		
31	22	PTB1		XTAL		
32	23	V <sub>DD</sub>				
33	24	V <sub>SS</sub>				
34	25	PTB2	$\overline{\text{RESET}}$			
	26	VREFO2				
35	27	PTB4	MISO	SDA		
36	28	PTB5	MOSI	SCL		
37	29	PTB6	RxD2	SPSCK		
38	30	PTB7	TxD2	$\overline{\text{SS}}$		
39	31	PTC0	RxD1			
40	32	PTC1	TxD1			
41	33	PTC2	TPM1CH0			
42	34	PTC3	TPM1CH1			
43	35	PTC4	TPM2CH0			

**Table 2. Pin Availability by Package Pin-Count (continued)**

		<-- Lowest <b>Priority</b> --> Highest				
<b>80</b>	<b>64</b>	<b>Port Pin</b>	<b>Alt 1</b>	<b>Alt 2</b>	<b>Alt3</b>	<b>Alt4</b>
44	36	PTC5	TPM2CH1			
45	37	PTC6	ACMPO	BKGD	MS	
46	38	PTC7	IRQ	TCLK		
47	39	PTA0	KBIP0		$\overline{SS}$	ADP4
48	40	PTA1	KBIP1		SPSCK	ADP5
49	41	PTA2	KBIP2	SDA	MISO	ADP6
50	42	PTA3	KBIP3	SCL	MOSI	ADP7
51	43	PTA4	KBIP4	ADP8	LCD43	
52	44	PTA5	KBIP5	ADP9	LCD42	
53	45	LCD41				
54	46	LCD40				
55	47	LCD39				
56	48	LCD38				
57		LCD37				
58		LCD36				
59		LCD35				
60		LCD34				
61		LCD33				
62		LCD32				
63		LCD31				
64	49	LCD30				
65	50	LCD29				
66	51	LCD28				
67	52	LCD27				
68	53	LCD26				
69	54	LCD25				
70	55	LCD24				
71	56	LCD23				
72	57	LCD22				
73	58	LCD21				
74	59	PTE7	LCD20			
75	60	PTE6	LCD19			
76	61	PTE5	LCD18			
77	62	PTE4	LCD17			
78	63	PTE3	LCD16			
79	64	PTE2	LCD15			
80	1	PTE1	LCD14			



## 3 Electrical Characteristics

### 3.1 Introduction

This section contains electrical and timing specifications for the MC9S08LL64 series of microcontrollers available at the time of publication.

### 3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 3. Parameter Classifications**

<b>P</b>	Those parameters are guaranteed during production testing on each individual device.
<b>C</b>	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
<b>T</b>	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
<b>D</b>	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

### 3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in [Table 4](#) may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

**Table 4. Absolute Maximum Ratings**

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to +3.8	V
Maximum current into $V_{DD}$	$I_{DD}$	120	mA
Digital input voltage	$V_{In}$	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	$\pm 25$	mA
Storage temperature range	$T_{stg}$	-55 to 150	°C

- <sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.
- <sup>2</sup> All functional non-supply pins, except for PTB2 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- <sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 5. Thermal Characteristics**

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	$T_A$	$T_L$ to $T_H$ -40 to 85	°C
Maximum junction temperature	$T_J$	95	°C
Thermal resistance Single-layer board			
80-pin LQFP	$\theta_{JA}$	55	°C/W
64-pin LQFP		73	
Thermal resistance Four-layer board			
80-pin LQFP	$\theta_{JA}$	42	°C/W
64-pin LQFP		54	

The average chip-junction temperature ( $T_J$ ) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

$P_{I/O}$  = Power dissipation on input and output pins — user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad \text{Eqn. 2}$$

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^\circ\text{C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

**Table 6. ESD and Latch-up Test Conditions**

Model	Description	Symbol	Value	Unit
Human body model	Series resistance	R1	1500	Ω
	Storage capacitance	C	100	pF
	Number of pulses per pin	—	3	
Charge device model	Series resistance	R1	0	Ω
	Storage capacitance	C	200	pF
	Number of pulses per pin	—	3	

Table 6. ESD and Latch-up Test Conditions (continued)

Model	Description	Symbol	Value	Unit
Latch-up	Minimum input voltage limit		-2.5	V
	Maximum input voltage limit		7.5	V

Table 7. ESD and Latch-Up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	$\pm 2000$	—	V
2	Charge device model (CDM)	$V_{CDM}$	$\pm 500$	—	V
3	Latch-up current at $T_A = 85^\circ\text{C}$	$I_{LAT}$	$\pm 100$	—	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 8. DC Characteristics

Num	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
1		Operating voltage			1.8		3.6	V
2	C	Output high voltage PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7] <sup>2</sup> , low-drive strength	$V_{OH}$	$V_{DD} > 1.8\text{ V}$ $I_{Load} = -0.6\text{ mA}$	$V_{DD} - 0.5$	—	—	V
	P			$V_{DD} > 2.7\text{ V}$ $I_{Load} = -10\text{ mA}$	$V_{DD} - 0.5$	—	—	
	C			$V_{DD} > 1.8\text{ V}$ $I_{Load} = -3\text{ mA}$	$V_{DD} - 0.5$	—	—	
3	C	Output high voltage PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength	$V_{OH}$	$V_{DD} > 1.8\text{ V}$ $I_{Load} = -0.5\text{ mA}$	$V_{DD} - 0.5$	—	—	V
	P			$V_{DD} > 2.7\text{ V}$ $I_{Load} = -2.5\text{ mA}$	$V_{DD} - 0.5$	—	—	
	C			$V_{DD} > 1.8\text{ V}$ $I_{Load} = -1\text{ mA}$	$V_{DD} - 0.5$	—	—	
4	D	Output high current Max total $I_{OH}$ for all ports	$I_{OHT}$		—	—	100	mA
5	C	Output low voltage PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7], low-drive strength	$V_{OL}$	$V_{DD} > 1.8\text{ V}$ $I_{Load} = 0.6\text{ mA}$	—	—	0.5	V
	P			$V_{DD} > 2.7\text{ V}$ $I_{Load} = 10\text{ mA}$	—	—	0.5	
	C			$V_{DD} > 1.8\text{ V}$ $I_{Load} = 3\text{ mA}$	—	—	0.5	

Table 8. DC Characteristics (continued)

Num	C	Characteristic	Symbol	Condition	Min	Typ <sup>1</sup>	Max	Unit
6	C	Output low voltage PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength	$V_{OL}$	$V_{DD} > 1.8\text{ V}$ $I_{Load} = 0.5\text{ mA}$	—	—	0.5	V
	P			$V_{DD} > 2.7\text{ V}$ $I_{Load} = 3\text{ mA}$	—	—	0.5	
	C			$V_{DD} > 1.8\text{ V}$ $I_{Load} = 1\text{ mA}$	—	—	0.5	
7	D	Output low current Max total $I_{OL}$ for all ports	$I_{OLT}$		—	—	100	mA
8	P	Input high voltage all digital inputs	$V_{IH}$	$V_{DD} > 2.7\text{ V}$	$0.70 \times V_{DD}$	—	—	V
	C			$V_{DD} > 1.8\text{ V}$	$0.85 \times V_{DD}$	—	—	
9	P	Input low voltage all digital inputs	$V_{IL}$	$V_{DD} > 2.7\text{ V}$	—	—	$0.35 \times V_{DD}$	V
	C			$V_{DD} > 1.8\text{ V}$	—	—	$0.30 \times V_{DD}$	
10	C	Input hysteresis all digital inputs	$V_{hys}$		$0.06 \times V_{DD}$	—	—	mV
11	P	Input leakage current all input only pins (Per pin)	$ I_{In} $	$V_{In} = V_{DD}$ or $V_{SS}$	—	0.025	1	$\mu\text{A}$
12	P	Hi-Z (off-state) leakage current all input/output (per pin)	$ I_{OZ} $	$V_{In} = V_{DD}$ or $V_{SS}$	—	0.025	1	$\mu\text{A}$
13	P	Total leakage current <sup>3</sup> Total leakage current for all pins	$ I_{InT} $	$V_{In} = V_{DD}$ or $V_{SS}$	—	—	3	$\mu\text{A}$
14	P	Pullup, Pulldown resistors all non-LCD pins when enabled	$R_{PU}$ , $R_{PD}$		17.5	—	52.5	$\text{k}\Omega$
15	P	Pullup, Pulldown resistors LCD/GPIO pins when enabled	$R_{PU}$ , $R_{PD}$		35	—	77	$\text{k}\Omega$
16	D	DC injection current <sup>4, 5, 6</sup> Single pin limit Total MCU limit, includes sum of all stressed pins	$I_{IC}$	$V_{IN} < V_{SS}$ , $V_{IN} > V_{DD}$	—0.2	—	0.2	mA
					—5	—	5	mA
17	C	Input Capacitance, all pins	$C_{In}$		—	—	8	pF
18	C	RAM retention voltage	$V_{RAM}$		—	0.6	1.0	V
19	C	POR re-arm voltage <sup>7</sup>	$V_{POR}$		0.9	1.4	2.0	V
20	D	POR re-arm time	$t_{POR}$		10	—	—	$\mu\text{s}$
21	P	Low-voltage detection threshold	$V_{LVD}$	$V_{DD}$ falling $V_{DD}$ rising	1.80 1.88	1.84 1.92	1.88 1.96	V
22	P	Low-voltage warning threshold	$V_{LVW}$	$V_{DD}$ falling $V_{DD}$ rising	2.08	2.14	2.2	V
23	P	Low-voltage inhibit reset/recover hysteresis	$V_{hys}$		—	80	—	mV
24	P	Bandgap Voltage Reference <sup>8</sup>	$V_{BG}$		1.15	1.17	1.18	V

## DC Characteristics

- <sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested.
- <sup>2</sup> All I/O pins except for LCD pins are in open drain mode.
- <sup>3</sup> Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA.
- <sup>4</sup> All functional non-supply pins, except for PTB2 are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- <sup>5</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>6</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If the positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure that external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- <sup>7</sup> POR will occur below the minimum voltage.
- <sup>8</sup> Factory trimmed at  $V_{DD} = 3.0\text{ V}$ ,  $\text{Temp} = 25\text{ °C}$




Figure 4. Non LCD pins I/O Pullup Typical Resistor Values





Figure 5. Typical Low-Side Driver (Sink) Characteristics (Non LCD Pins) — Low Drive (PTxDSn = 0)




Figure 6. Typical Low-Side Driver (Sink) Characteristics(Non LCD Pins) — High Drive (PTxDSn = 1)








Figure 7. Typical High-Side (Source) Characteristics (Non LCD Pins)— Low Drive (PTxDSn = 0)

TYPICAL VDD - VOH VS IOH at VDD = 3.0V  
 High Drive (PTxDSN = 1) - Non LCD Pins



Typical VOH vs VDD  
 High Drive (PTxDSN = 1) - Non LCD Pins




Figure 8. Typical High-Side (Source) Characteristics(Non LCD Pins) — High Drive (PTxDSn = 1)





Figure 9. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins)— Low Drive (PTxDSn = 0)





Figure 10. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins) — High Drive (PTxDSn = 1)





Figure 11. Typical High-Side (Source) Characteristics (LCD/GPIO Pins)— Low Drive (PTxDSn = 0)




Figure 12. Typical High-Side (Source) Characteristics (LCD/GPIO Pins) — High Drive (PTxDSn = 1)

### 3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

**Table 9. Supply Current Characteristics**

Num	C	Parameter	Symbol	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)
1	T	Run supply current FEI mode, all modules on	R <sub>I</sub> DD	20 MHz	3	13.75	17.9	mA	-40 to 85
	T			10 MHz		7	—		
	T			1 MHz		2	—		
2	T	Run supply current FEI mode, all modules off	R <sub>I</sub> DD	20 MHz	3	8.9	—	mA	-40 to 85
	T			10 MHz		5.5	—		
	T			1 MHz		0.9	—		
3	T	Run supply current LPS=0, all modules on	R <sub>I</sub> DD	16 kHz FBILP	3	185	—	μA	-40 to 85
	T			16 kHz FBELP		115	—		
4	T	Run supply current LPS=1, all modules off, running from Flash	R <sub>I</sub> DD	16 kHz FBELP	3	25	—	μA	0 to 70
	T	Run supply current LPS=1, all modules off, running from RAM					7.3		—
	T	—				—	—		0 to 70
	T	—				—	—		-40 to 85
5	T	Wait mode supply current FEI mode, all modules off	W <sub>I</sub> DD	20 MHz	3	4.57	6	mA	-40 to 85
	T			8 MHz		2	—		
	T			1 MHz		0.73	—		
6	P	Stop2 mode supply current	S2 <sub>I</sub> DD	n/a	3	0.4	1.3	μA	-40 to 25
	C					4	6		70
	P					8.5	13		85
	C				2	0.35	1		-40 to 25
	C					3.9	5		70
	C					7.7	10		85
7	P	Stop3 mode supply current No clocks active	S3 <sub>I</sub> DD	n/a	3	0.65	1.8	μA	-40 to 25
	C					5.7	8		70
	P					12.2	20		85
	C				2	0.6	1.5		-40 to 25
	C					5	6.8		70
	C					11.5	14		85

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested

Table 10. Stop Mode Adders

Num	C	Parameter	Condition	Temperature (°C)				Units
				-40	25	70	85	
1	T	LPO		100	100	150	175	nA
2	T	EREFSTEN	RANGE = HGO = 0	750	750	800	850	nA
3	T	IREFSTEN <sup>1</sup>		63	70	77	81	μA
4	T	TOD	Does not include clock source current	50	50	75	100	nA
5	T	LVD <sup>1</sup>	LVDSE = 1	110	110	112	115	μA
6	T	ACMP <sup>1</sup>	Not using the bandgap (BGBE = 0)	12	12	20	23	μA
7	T	ADC <sup>1</sup>	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	95	95	101	120	μA
8	T	LCD	VIREG enabled for Contrast control, 1/8 Duty cycle, 8x24 configuration for driving 192 segments, 32 Hz frame rate, No LCD glass connected.	1	1	6	13	μA
9	T	LCD	LCD configured for 1/8 duty cycle, 8x24 configuration for driving 192 segments, 32 Hz frame rate, no LCD glass connected.	0.2	0.24	0.5	0.65	μA

<sup>1</sup> Not available in stop2 mode.




Figure 13. Typical Run I<sub>DD</sub> for FBE and FEI, I<sub>DD</sub> vs. V<sub>DD</sub> (ADC and ACMP off, All Other Modules Enabled)



### 3.8 External Oscillator (XOSCVLP) Characteristics

Reference [Figure 14](#) and [Figure 15](#) for crystal or resonator circuits.

**Table 11. XOSCVLP and ICS Specifications (Temperature Range = –40 to 85°C Ambient)**

Num	C	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	C	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)					
		Low range (RANGE = 0)	$f_{lo}$	32	—	38.4	kHz
		High range (RANGE = 1), high gain (HGO = 1)	$f_{hi}$	1	—	16	MHz
		High range (RANGE = 1), low power (HGO = 0)	$f_{hi}$	1	—	8	MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	$C_1, C_2$	See Note <sup>2</sup> See Note <sup>3</sup>			
3	D	Feedback resistor	$R_F$	—	—	—	M $\Omega$
		Low range, low power (RANGE=0, HGO=0) <sup>2</sup>		—	10	—	
		Low range, high gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)		—	1	—	
4	D	Series resistor —	$R_S$	—	—	—	k $\Omega$
		Low range, low power (RANGE = 0, HGO = 0) <sup>2</sup>		—	100	—	
		Low range, high gain (RANGE = 0, HGO = 1)		—	0	—	
		High range, low power (RANGE = 1, HGO = 0)		—	0	0	
		High range, high gain (RANGE = 1, HGO = 1)		—	0	10	
		≥ 8 MHz	—	0	0		
		4 MHz	—	0	10		
		1 MHz	—	0	20		
5	C	Crystal start-up time <sup>4</sup>	$t_{CSTL}$	—	600	—	ms
		Low range, low power		—	400	—	
		Low range, high gain		—	5	—	
		High range, low power		—	15	—	
		High range, high gain	$t_{CSTH}$	—	15	—	
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)	$f_{extal}$	0.03125	—	20	MHz
		FEE mode FBE or FBELP mode		0	—	20	MHz

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.

<sup>3</sup> See crystal or resonator manufacturer's recommendation.

<sup>4</sup> Proper PC board layout procedures must be followed to achieve specifications.

## Internal Clock Source (ICS) Characteristics




Figure 14. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 15. Typical Crystal or Resonator Circuit: Low Range/Low Power

## 3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	C	Characteristic		Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	C	Average internal reference frequency — untrimmed		$f_{int\_ut}$	25	32.7	41.66	kHz
2	P	Average internal reference frequency — user-trimmed		$f_{int\_t}$	31.25	—	39.06	kHz
3	P	Average internal reference frequency — factory-trimmed		$f_{int\_t}$	—	32.7	—	kHz
4	T	Internal reference start-up time		$t_{IRST}$	—	60	100	$\mu$ s
5	P	DCO output frequency range — untrimmed	Low range (DFR = 00)	$f_{dco\_ut}$	12.8	16.8	21.33	MHz
	C		Mid range (DFR = 01)		25.6	33.6	42.67	
6	P	DCO output frequency range — trimmed	Low range (DFR = 00)	$f_{dco\_t}$	16	—	20	MHz
	P		Mid range (DFR = 01)		32	—	40	
7	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco\_res\_t}$	—	$\pm 0.1$	$\pm 0.2$	% $f_{dco}$
8	C	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)		$\Delta f_{dco\_res\_t}$	—	$\pm 0.2$	$\pm 0.4$	% $f_{dco}$

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

Num	C	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit
9	C	Total deviation of trimmed DCO output frequency over voltage and temperature	$\Delta f_{dco\_t}$	—	+ 0.5 -1.0	±2	% $f_{dco}$
10	C	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C	$\Delta f_{dco\_t}$	—	± 0.5	±1	% $f_{dco}$
11	C	FLL acquisition time <sup>2</sup>	$t_{Acquire}$	—	—	1	ms
12	C	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>3</sup>	$C_{Jitter}$	—	0.02	0.2	% $f_{dco}$

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>3</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{Bus}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{DD}$  and  $V_{SS}$  and variation in crystal oscillator frequency increase the  $C_{Jitter}$  percentage for a given interval.




Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

### 3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

### 3.10.1 Control Timing

Table 13. Control Timing

Num	C	Rating	Symbol	Min	Typ <sup>1</sup>	Max	Unit
1	D	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ ) $V_{DD} \leq 2.1V$ $V_{DD} > 2.1V$	$f_{Bus}$	dc dc	— —	10 20	MHz
2	D	Internal low power oscillator period	$t_{LPO}$	700	—	1300	$\mu s$
3	D	External reset pulse width <sup>2</sup>	$t_{extrst}$	100	—	—	ns
4	D	Reset low drive	$t_{rstdrv}$	$34 \times t_{cyc}$	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	$t_{MSSU}$	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>3</sup>	$t_{MSH}$	100	—	—	$\mu s$
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	$t_{LIH}, t_{HIL}$	100 $1.5 \times t_{cyc}$	— —	— —	ns
8	D	Keyboard interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>4</sup>	$t_{LIH}, t_{HIL}$	100 $1.5 \times t_{cyc}$	— —	— —	ns
9	C	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	$t_{Rise}, t_{Fall}$	— —	16 23	— —	ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) <sup>5, 6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	$t_{Rise}, t_{Fall}$	— —	5 9	— —	ns

- <sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 3.0 V$ , 25 °C unless otherwise stated.
- <sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
- <sup>3</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .
- <sup>4</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- <sup>5</sup> Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range -40 °C to 85 °C.
- <sup>6</sup> Except for LCD pins in open drain mode.





Figure 17. Reset Timing

Figure 18.  $\overline{\text{IRQ}}/\text{KBIPx}$  Timing

### 3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 14. TPM Input Timing

No.	C	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	$f_{\text{TCLK}}$	0	$f_{\text{Bus}}/4$	Hz
2	D	External clock period	$t_{\text{TCLK}}$	4	—	$t_{\text{cyc}}$
3	D	External clock high time	$t_{\text{clkh}}$	1.5	—	$t_{\text{cyc}}$
4	D	External clock low time	$t_{\text{clkl}}$	1.5	—	$t_{\text{cyc}}$
5	D	Input capture pulse width	$t_{\text{ICPW}}$	1.5	—	$t_{\text{cyc}}$




Figure 19. Timer External Clock





Figure 20. Timer Input Capture Pulse

### 3.10.3 SPI Timing

Table 15 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

**Table 15. SPI Timing**


No.	C	Function	Symbol	Min	Max	Unit
—	D	Operating frequency Master Slave	$f_{op}$	$f_{Bus}/2048$ 0	$f_{Bus}/2$ $f_{Bus}/4$	Hz
①	D	SPSCK period Master Slave	$t_{SPSCK}$	2 4	2048 —	$t_{cyc}$ $t_{cyc}$
②	D	Enable lead time Master Slave	$t_{Lead}$	1/2 1	— —	$t_{SPSCK}$ $t_{cyc}$
③	D	Enable lag time Master Slave	$t_{Lag}$	1/2 1	— —	$t_{SPSCK}$ $t_{cyc}$
④	D	Clock (SPSCK) high or low time Master Slave	$t_{WSPSCK}$	$t_{cyc} - 30$ $t_{cyc} - 30$	1024 $t_{cyc}$ —	ns ns
⑤	D	Data setup time (inputs) Master Slave	$t_{SU}$	15 15	— —	ns ns
⑥	D	Data hold time (inputs) Master Slave	$t_{HI}$	0 25	— —	ns ns
⑦	D	Slave access time	$t_a$	—	1	$t_{cyc}$
⑧	D	Slave MISO disable time	$t_{dis}$	—	1	$t_{cyc}$
⑨	D	Data valid (after SPSCK edge) Master Slave	$t_v$	— —	25 25	ns ns
⑩	D	Data hold time (outputs) Master Slave	$t_{HO}$	0 0	— —	ns ns
⑪	D	Rise time Input Output	$t_{RI}$ $t_{RO}$	— —	$t_{cyc} - 25$ 25	ns ns
⑫	D	Fall time Input Output	$t_{FI}$ $t_{FO}$	— —	$t_{cyc} - 25$ 25	ns ns



NOTES:

1. SS output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 21. SPI Master Timing (CPHA = 0)**




NOTES:

1. SS output mode (DDS7 = 1, SSOE = 1).
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 22. SPI Master Timing (CPHA = 1)**


## AC Characteristics



NOTE:

1. Not defined but normally MSB of character just received.

**Figure 23. SPI Slave Timing (CPHA = 0)**



NOTE:

1. Not defined but normally LSB of character just received

**Figure 24. SPI Slave Timing (CPHA = 1)**



### 3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

No	C	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage	$V_{DD}$	1.8	—	3.6	V
2	P	Supply current (active)	$I_{DDAC}$	—	20	35	$\mu\text{A}$
3	D	Analog input voltage	$V_{AIN}$	$V_{SS} - 0.3$	—	$V_{DD}$	V
4	P	Analog input offset voltage	$V_{AIO}$	—	20	40	mV
5	C	Analog comparator hysteresis	$V_H$	3.0	9.0	15.0	mV
6	P	Analog input leakage current	$I_{ALKG}$	—	—	1.0	$\mu\text{A}$
7	C	Analog comparator initialization delay	$t_{AINIT}$	—	—	1.0	$\mu\text{s}$

### 3.12 ADC Characteristics

Table 17. 12-Bit ADC Operating Conditions

No.	Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit
1	Supply voltage	Absolute	$V_{DDA}$	1.8	—	3.6	V
		Delta to $V_{DD}$ $(V_{DD} - V_{DDA})^2$	$\Delta V_{DDA}$	-100	0	100	mV
2	Ground voltage	Delta to $V_{SS}$ $(V_{SS} - V_{SSA})^2$	$\Delta V_{SSA}$	-100	0	100	mV
3	Reference voltage high	—	$V_{REFH}$	1.8	$V_{DDA}$	$V_{DDA}$	V
4	Reference voltage low	—	$V_{REFL}$	$V_{SSA}$	$V_{SSA}$	$V_{SSA}$	V
5	Input voltage	—	$V_{ADIN}$	$V_{REFL}$	—	$V_{REFH}$	V
6	Input capacitance	8/10/12-bit modes	$C_{ADIN}$	—	4	5	pF
7	Input resistance	—	$R_{ADIN}$	—	5	7	$k\Omega$

<sup>1</sup> Typical values assume  $V_{DDA} = 3.0\text{ V}$ ,  $\text{Temp} = 25\text{ }^\circ\text{C}$ ,  $f_{ADCK} = 1.0\text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.




Figure 25. ADC Input Impedance Equivalency Diagram

Table 18. 12-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

#	Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
1	Supply current	ADLPC = 1 ADHSC = 0 ADLSMP = 0 ADCO = 1	T	$I_{DDA}$	—	200	—	$\mu\text{A}$	
2	Supply current	ADLPC = 1 ADHSC = 1 ADLSMP = 0 ADCO = 1	T	$I_{DDA}$	—	280	—	$\mu\text{A}$	
3	Supply current	ADLPC = 0 ADHSC = 0 ADLSMP = 0 ADCO = 1	T	$I_{DDA}$	—	370	—	$\mu\text{A}$	
4	Supply current	ADLPC = 0 ADHSC = 1 ADLSMP = 0 ADCO = 1	T	$I_{DDA}$	—	0.61	—	mA	
5	Supply current	Stop, reset, module off		$I_{DDA}$	—	0.01	0.8	$\mu\text{A}$	
6	ADC asynchronous clock source	High speed (ADLPC = 0)	P	$f_{ADACK}$	2	3.3	5	MHz	$t_{ADACK} = 1/f_{ADACK}$
		Low power (ADLPC = 1)			1.25	2	3.3		
7	Sample time	Single/first continuous ADLSMP = 0							
		ADHSC = 0 ADLSMP = 0 ADLSTS = XX	C	$t_s$	—	6	—	ADCK	
		ADHSC = 1 ADLSMP = 0 ADLSTS = XX	C	$t_s$	—	10	—		
8	Sample time	Subsequent continuous ADLSMP = 0							
		ADHSC = 0 ADLSMP = 0 ADLSTS = XX	C	$t_s$	—	4	—	ADCK	
		ADHSC = 1 ADLSMP = 0 ADLSTS = XX	C	$t_s$	—	8	—		

Table 18. 12-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

#	Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
9	Sample time	Subsequent Continuous or Single/First Continuous ADLSMP = 1							
		ADHSC = 0 ADLSMP = 1 ADLSTS = 00	C	ts	—	24	—		
		ADHSC = 0 ADLSMP = 1 ADLSTS = 01	C	ts	—	16	—		
		ADHSC = 0 ADLSMP = 1 ADLSTS = 10	C	ts	—	10	—		
		ADHSC = 0 ADLSMP = 1 ADLSTS = 11	C	ts	—	6	—		
		ADHSC = 1 ADLSMP = 1 ADLSTS = 00	C	ts	—	28	—		
		ADHSC = 1 ADLSMP = 1 ADLSTS = 01	C	ts	—	20	—		
		ADHSC = 1 ADLSMP = 1 ADLSTS = 10	C	ts	—	14	—		
		ADHSC = 1 ADLSMP = 1 ADLSTS = 11	C	ts	—	10	—		
10	Total unadjusted error	12-bit mode $3.6 > V_{DDA} > 2.7V$	T	$E_{TUE}$	—	-2.5 to 3.25	±4	LSB <sup>2</sup>	Includes quantization
		12-bit mode, $2.7 > V_{DDA} > 1.8V$	T		—	±3.25	-5.5 to 6.5		
		10-bit mode	T		—	±1	±2.5		
		8-bit mode	T		—	±0.5	±1.0		
11	Differential non-linearity	12-bit mode	T	DNL	—	-1 to 1.75	-1.5 to 2.5	LSB <sup>2</sup>	
		10-bit mode <sup>3</sup>	T		—	±0.5	±1.0		
		8-bit mode <sup>3</sup>	T		—	±0.3	±0.5		

Table 18. 12-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

#	Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
12	Integral non-linearity	12-bit mode	T	INL	—	-1.5 to 2.25	±2.75	LSB <sup>2</sup>	
		10-bit mode	T		—	±0.5	±1.0		
		8-bit mode	T		—	±0.3	±0.5		
13	Zero-scale error	12-bit mode	T	E <sub>ZS</sub>	—	±1	-1.25 to 1	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>
		10-bit mode	T		—	±0.5	±1		
		8-bit mode	T		—	±0.5	±0.5		
14	Full-scale error	12-bit mode	T	E <sub>FS</sub>	—	±1.0	-3.5 to 2.25	LSB <sup>2</sup>	V <sub>ADIN</sub> = V <sub>DDA</sub>
		10-bit mode	T		—	±0.5	±1		
		8-bit mode	T		—	±0.5	±0.5		
15	Quantization error	12-bit mode	D	E <sub>Q</sub>	—	-1 to 0	—	LSB <sup>2</sup>	
		10-bit mode			—	—	±0.5		
		8-bit mode			—	—	±0.5		
16	Input leakage error	12-bit mode	D	E <sub>IL</sub>	—	±2	—	LSB <sup>2</sup>	Pad leakage <sup>4*</sup> R <sub>AS</sub>
		10-bit mode			—	±0.2	±4		
		8-bit mode			—	±0.1	±1.2		
17	Temp sensor slope	-40 °C– 25 °C	D	m	—	1.646	—	mV/°C	
		25 °C– 125 °C			—	1.769	—		
18	Temp sensor voltage	25°C	D	V <sub>TEMP25</sub>	—	701.2	—	mV	

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> 1 LSB = (V<sub>REFH</sub> - V<sub>REFL</sub>)/2<sup>N</sup>

<sup>3</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes.

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

### 3.13 VREF Specifications

Table 19. VREF Electrical Specifications

Num	Characteristic	Symbol	Typical	Min	Max	Unit
1	Supply voltage	$V_{DD}$	—	1.80	3.60	V
2	Operating temperature range	$T_{op}$	—	-40	105	°C
3	Maximum load	—	—	—	10	mA
<b>Operation across Temperature</b>						
4	V Room Temp	V Room Temp	1.15	—	—	V
5	Untrimmed -40 °C	Untrimmed -40 °C	—	-2 to -6 from Room Temp Voltage		mV
6	Trimmed -40 °C	Trimmed -40 °C	—	±1 from Room Temp Voltage		mV
7	Untrimmed 0 °C	Untrimmed 0 °C	—	+1 to -2 from Room Temp Voltage		mV
	Trimmed 0 °C	Trimmed 0 °C	—	±0.5 from Room Temp Voltage		mV
8	Untrimmed 50 °C	Untrimmed 50 °C	—	+1 to -2 from Room Temp Voltage		mV
9	Trimmed 50 °C	Trimmed 50 °C	—	±0.5 from Room Temp Voltage		mV
10	Untrimmed 85 °C	Untrimmed 85 °C	—	0 to -4 from Room Temp Voltage		mV
11	Trimmed 85 °C	Trimmed 85 °C	—	±0.5 from Room Temp Voltage		mV
12	Untrimmed 125 °C	Untrimmed 125 °C	—	-2 to -6 from Room Temp Voltage		mV
13	Trimmed 125 °C	Trimmed 125 °C	—	±1 from Room Temp Voltage		mV
14	Load bandwidth	—	—	—	—	—
15	Load regulation mode = 10 at 1mA load	Mode = 10	—	20	100	μV/mA
16	Line regulation (power supply rejection)	DC	—	±0.1 from Room Temp Voltage		mV
		AC	—	-60		dB
<b>Power Consumption</b>						
17	Powered down Current (Stop Mode, VREFEN = 0, VRSTEN = 0)	I	—	—	.100	μA
18	Bandgap only (Mode[1:0] 00)	I	—	—	75	μA
19	Low-power buffer (Mode[1:0] 01)	I	—	—	125	μA
20	Tight-regulation buffer (Mode[1:0] 10)	I	—	—	1.1	mA
21	RESERVED (Mode[1:0] 11)	—	—	—	—	—

### 3.14 LCD Specifications

Table 20. LCD Electricals, 3-V Glass

No.	C	Characteristic	Symbol	Min	Typ	Max	Unit
1	D	LCD supply voltage	$V_{LCD}$	.9	1.5	1.8	V
2	D	LCD frame frequency	$f_{Frame}$	28	30	58	Hz
3	D	LCD charge pump capacitance	$C_{LCD}$	—	100	100	nF
4	D	LCD bypass capacitance	$C_{BYLCD}$	—	100	100	nF
5	D	LCD glass capacitance	$C_{glass}$	—	2000	8000	pF
6	D	$V_{IREG}$	HRefSel = 0	$V_{IREG}$	.89	1.00	1.15
7			HRefSel = 1				
8	D	$V_{IREG}$ trim resolution	$\Delta_{RTRIM}$	1.5	—	—	% $V_{IREG}$
9	D	$V_{IREG}$ ripple	HRefSel = 0	—	—	.1	V
10			HRefSel = 1				
11	D	$V_{LCD}$ buffered adder <sup>2</sup>	$I_{Buff}$	—	1		$\mu A$

<sup>1</sup>  $V_{IREG}$  Max can not exceed  $V_{DD} - .15$  V

<sup>2</sup>  $V_{SUPPLY} = 10$ ,  $BYPASS = 0$

### 3.15 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section.

Table 21. Flash Characteristics

No.	C	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage for program/erase –40 °C to 85 °C	$V_{prog/erase}$	1.8	—	3.6	V
2	D	Supply voltage for read operation	$V_{Read}$	1.8	—	3.6	V
3	D	Internal FCLK frequency <sup>1</sup>	$f_{FCLK}$	150	—	200	kHz
4	D	Internal FCLK period (1/FCLK)	$t_{FcyC}$	5	—	6.67	$\mu s$
5	P	Byte program time (random location) <sup>2</sup>	$t_{prog}$		9		$t_{FcyC}$
6	P	Byte program time (burst mode) <sup>2</sup>	$t_{Burst}$		4		$t_{FcyC}$
7	P	Page erase time <sup>2</sup>	$t_{Page}$		4000		$t_{FcyC}$
8	P	Mass erase time <sup>2</sup>	$t_{Mass}$		20,000		$t_{FcyC}$
9	D	Byte program current <sup>3</sup>	$R_{IDDBP}$	—	4	—	mA

Table 21. Flash Characteristics (continued)

No.	C	Characteristic	Symbol	Min	Typical	Max	Unit
10	D	Page erase current <sup>3</sup>	R <sub>IDDPE</sub>	—	6	—	mA
11	C	Program/erase endurance <sup>4</sup> T <sub>L</sub> to T <sub>H</sub> = -40°C to 85°C T = 25°C	—	10,000	— 100,000	— —	cycles
12	C	Data retention <sup>5</sup>	t <sub>D_ret</sub>	15	100	—	years

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> The program and erase currents are additional to the standard run I<sub>DD</sub>. These values are measured at room temperatures with V<sub>DD</sub> = 3.0 V, bus frequency = 4.0 MHz.

<sup>4</sup> Typical endurance for Flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>5</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.

## 3.16 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.

### 3.16.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

## 4 Ordering Information

This appendix contains ordering information for the device numbering system MC9S08LL64 and MC9S08LL36 devices. See [Table 1](#) for feature summary by package information.



Table 22. Device Numbering System


Device Number <sup>1</sup>	Memory		Available Packages <sup>2</sup>
	Flash	RAM	
MC9S08LL64	64 KB	4000	80 LQFP
	64 KB	4000	64 LQFP
MC9S08LL36	36 KB	4000	80 LQFP
	36 KB	4000	64 LQFP

<sup>1</sup> See Table 1 for a complete description of modules included on each device.

<sup>2</sup> See Table 23 for package information.

## 4.1 Device Numbering System

Example of the device numbering system:



## 4.2 Package Information

Table 23. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
80	Low Quad Flat Package	LQFP	LK	917A	<a href="#">98ASS23237W</a>
64	Low Quad Flat Package	LQFP	LH	840F	<a href="#">98ASS23234W</a>

## 4.3 Mechanical Drawings

Table 23 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08LL64 series Product Summary pages at <http://www.freescale.com>.

To view the latest drawing, either:

- Click on the appropriate link in Table 23, or
- Open a browser to the Freescale<sup>®</sup> website (<http://www.freescale.com>), and enter the appropriate document number (from Table 23) in the “Enter Keyword” search box at the top of the page.





## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2011. All rights reserved.