Freescale Semiconductor

Data Sheet: Technical Data

Document Number: MC9RS08LA8 Rev. 2, 1/2012

MC9RS08LA8



48 LQFP Case 932 7 mm²

MC9RS08LA8

Features:

- 8-Bit RS08 Central Processor Unit (CPU)
 - Up to 20 MHz CPU at 2.7 V to 5.5 V across temperature range of -40°C to 85°C
 - Subset of HC08 instruction set with added BGND instruction
- On-Chip Memory
 - 8 KB flash read/program/erase over full operating voltage and temperature
 - 256-byte random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to flash contents
- Power-Saving Modes
 Wait and star
- Wait and stop
- Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 1 MHz to 16 MHz
 - Internal clock source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; supports bus frequencies up to 10 MHz
- System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode detection with reset
 - Illegal address detection with reset
 - Flash block protection
- Development Support
 - Single-wire background debug interface
 - Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- Peripherals

- LCD Up to 8 × 21 or 4 × 25 segments; compatible with 5 V or 3 V LCD glass displays using on-chip charge pump; functional in wait, stop modes for very low power LCD operation; frontplane and backplane pins multiplexed with GPIO functions; selectable frontplane and backplane configurations
- ADC 6-channel, 10-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop; fully functional from 2.7 V to 5.5 V.
- TPM One 2-channel 16-bit timer/pulse-width modulator (TPM) module
- SCI One 2-channel serial communications interface module with optional 13-bit break; LIN extensions
- SPI One serial peripheral interface module in 8-bit data length mode with a receive data buffer hardware match function
- ACMP Analog comparator with option to compare to internal reference
- MTIM One 8-bit modulo timer
- KBI 8-pin keyboard interrupt module
- RTI One real-time interrupt module with optional reference clock.
- Input/Output
 - 33 GPIOs including 1 output only pin and 1 input only pin.
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins.
- Package Options
 - 48-pin QFN
 - 48-pin LQFP

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

© Freescale Semiconductor, Inc., 2008-2012. All rights reserved.



Table of Contents

4 5

1	MCU	Block Diagram	3
2	Pin A	ssignments	4
3		rical Characteristics	
	3.1	Parameter Classification	7
	3.2	Absolute Maximum Ratings	7
	3.3	Thermal Characteristics	8
	3.4	ESD Protection and Latch-Up Immunity	9
	3.5	DC Characteristics	10
	3.6	Supply Current Characteristics	14
	3.7	External (XOSC) and Internal (ICS)	Oscillator
		Characteristics	15
	3.8	AC Characteristics	17

3.8.1 Control Timing 17
3.8.2 TPM/MTIM Module Timing
3.9 Analog Comparator (ACMP) Electrical 19
3.10 Internal Clock Source Characteristics
3.11 ADC Characteristics
3.12 AC Characteristics
3.12.1 Control Timing 22
3.13 Flash Specifications
Ordering Information
Package Information and Mechanical Drawings 26

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://freescale.com/

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	10/9/2008	Initial public released.
2	1/30/2012	Updated the case number of 48-pin QFN to 1975; updated 48-pin QFN case outline drawing.

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9RS08LA8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9RS08LA8 MCU.



NOTES:

1. PTB2/RESET/V_{PP} is an input only pin when used as port pin

2. PTC6/ACMPO/BKGD/MS is an output only pin

Figure 1. MC9RS08LA8 Series Block Diagram

Pin Assignments

2 Pin Assignments

This section shows the pin assignments in the packages available for the MC9RS08LA8 series.

Pin Number		< Lowest Priority > Highest					
48	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	Alt 5	
1	PTD7					LCD7	
2	PTD6					LCD6	
3	PTD5					LCD5	
4	PTD4					LCD4	
5	PTD3					LCD3	
6	PTD2					LCD2	
7	PTD1					LCD1	
8	PTD0					LCD0	
9						V _{CAP1}	
10						V _{CAP2}	
11						V _{LL1}	
12						V _{LL2}	
13						V _{LL3}	
14	PTA6	KBIP6	ACMP+				
15	PTA7	KBIP7	ACMP-				
16				V _{SSAD} /V _{REFL}			
17				V _{DDAD} /V _{REFH}			
18	PTB0			EXTAL			
19	PTB1			XTAL			
20				V _{DD}			
21				V _{SS}			
22	PTB2		RESET	V _{PP}			
23	PTC0		RxD				
24	PTC1		TxD				
25	PTC2		TPMCH0				
26	PTC3		TPMCH1				
27	PTC6	ACMPO	BKGD	MS			
28	PTC7		TCLK			LCD28	
29	PTA0	SS	KBIP0	ADP0		LCD27	
30	PTA1	SPSCK	KBIP1	ADP1		LCD26	
31	PTA2	MISO	KBIP2	RxD	ADP2	LCD25	

Table 1. Pin Availability by Package Pin-Count

Pin Number		< Lowest Priority > Highest				
48	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4	Alt 5
32	PTA3	MOSI	KBIP3	TxD	ADP3	LCD24
33	PTA4		KBIP4	ADP4		LCD23
34	PTA5		KBIP5	ADP5		LCD22
35						LCD21
36						LCD20
37						LCD19
38						LCD18
39						LCD17
40						LCD16
41	PTE7					LCD15
42	PTE6					LCD14
43	PTE5					LCD13
44	PTE4					LCD12
45	PTE3					LCD11
46	PTE2					LCD10
47	PTE1					LCD9
48	PTE0					LCD8

Table 1. Pin Availability by Package Pin-Count (continue
--



Figure 2. MC9RS08LA8 Series in 48-Pin QFN/LQFP Package

This chapter contains electrical and timing specifications.

3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this chapter.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	2.7 to 5.5	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	۱ _D	±25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

- ¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.
- ² All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except the $\overline{\text{RESET}/V_{PP}}$ pin which is internally clamped to V_{SS} only.
- ³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than IDD, the injection current may flow out of VDD and could result in external power supply going out of regulation. Ensure external VDD load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low which would reduce overall power consumption.

3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits and it is user-determined rather than being controlled by the MCU design. In order to take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T _A	T _L to T _H -40 to 85	°C
Maximum junction temperature	T _{JMAX}	105	°C
Thermal resistance Single layer board			
48-pin LQFP 48-pin QFN Four layer board		71 84	°C/W
48-pin LQFP 48-pin QFN		49 28	

Table 4. Thermal Characteristics

The average chip-junction temperature (TJ) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 T_A = Ambient temperature, °C

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C /W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins user determined

For most applications, P_{I/O} << P_{int} and can be neglected. An approximate relationship between PD and TJ

(if PI/O is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

K = P_D × (T_A + 273°C) +
$$θ_{JA}$$
× (PD)² Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation A-3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations 1 and 2 iteratively for any value of T_A .

3.4 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions must be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human Body	Series resistance	R1	1500	Ω
	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	—
Machine	Series resistance	R1	0	Ω
	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	—
Latab up	Minimum input voltage limit	_	-2.5	V
Latch-up	Maximum input voltage limit	_	7.5	V

Table 5. ESD and Latch-up Test Conditions

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	—	V
2	Machine model (MM)	V _{MM}	±200	—	V
3	Charge device model (CDM)	V _{CDM}	±500	—	V
4	Latch-up current at T _A = 85°C	I _{LAT}	±100 ²	—	mA
4	Latch-up current at T _A = 85°C	I _{LAT}	±75 ³	—	mA

Table 6. ESD and Latch-Up Protection Characteristics

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

 2 These pins meet JESD78A Class II (section 1.2) Level A (section 1.3) requirement of ±100 mA.

 3 This pin meets JESD78A Class II (section 1.2) Level B (section 1.3) characterization to \pm 75 mA.

3.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Num	С	Parameter	Symbol	Min	Typical	Max	Unit
1	Ρ	Supply voltage (run, wait and stop modes) 0 < f _{Bus} <10 MHz	V _{DD}	2.7	_	5.5	V
2	D	Minimum RAM retention supply voltage applied to V_{DD}	V _{RAM}	0.8 ¹		_	V
3	Ρ	Low-voltage Detection threshold (V _{DD} falling)	V_{LVD}	_	1.8	_	V
4	С	Power on RESET (POR) voltage	V _{POR}	0.9	1.4	1.7	V
5	Р	Input high voltage (V _{DD} > 5V) (all digital inputs)	V _{IH}	$0.70 \times V_{DD}$	—	—	V
6	Ρ	Input high voltage (2.7 V \leq V_{DD} \leq 5 V) (all digital inputs)	V _{IH}	$0.85 \times V_{DD}$	_	_	V
7	Ρ	Input low voltage (V _{DD} > 5 V) (all digital inputs)	V _{IL}	—	_	$0.30\times V_{DD}$	V
8	Р	Input low voltage (2.7 V \leq V _{DD} \leq 5 V) (all digital inputs)	V _{IL}	_	_	$0.30 imes V_{DD}$	V
9	С	Input hysteresis (all digital inputs)	V _{hys}	$0.06 \times V_{DD}$	_	—	V
10	Ρ	Input leakage current (per pin) $V_{In} = V_{DD}$ or V_{SS} , all input only pins	lin	_	0.025	1.0	μΑ
11	Ρ	High impedance (off-state) leakage current (per pin) $V_{In} = V_{DD}$ or V_{SS} , all input/output	loz	_	0.025	1.0	μA
12	С	Internal pullup/pulldown resistors ² (all port pins)	R _{PU}	20	45	65	kΩ
13	Ρ	Output high voltage (all ports) ^{3,4} $I_{OH} = -5 \text{ mA} (V_{DD} \ge 4.5 \text{ V})$ $I_{OH} = -3 \text{ mA} (V_{DD} \ge 3 \text{ V})$	V _{OH}	V _{DD} – 0.8	_	_	V
14	С	Maximum total I _{OH} for all port pins	Іонт	—	—	100	mA

Table 7. DC Characteristics (Temperature Range = -40 to 85°C Ambient)

Num	С	Parameter	Symbol	Min	Typical	Max	Unit
15	Ρ	Output low voltage (port A) ⁴ $I_{OL} = 5 \text{ mA} (V_{DD} \ge 4.5 \text{ V})$ $I_{OL} = 3 \text{ mA} (V_{DD} \ge 3 \text{ V})$	V _{OL}		_	0.8 0.8	V
16	С	Maximum total IOL for all port pins	I _{OLT}	_	—	100	mA
17	С	dc injection current ^{5,6,7} V _{In} < V _{SS} , V _{In} > V _{DD} Single pin limit Total MCU limit, includes sum of all stressed pins			_	0.2 0.8	mA mA
18	С	Input capacitance (all non-supply pins)	C _{In}	_	—	7	pF

Table 7. DC Characteristics (Temperature Range = -40 to 85°C Ambient) (continued)

¹ This parameter is characterized and not tested on each device.

² Measurement condition for pull resistors: $V_{In} = V_{SS}$ for pullup and $V_{In} = V_{DD}$ for pulldown.

 $^3\,$ The I_{OH} is for high output drive strength.

⁴ It is tested under high output drive strength only.

⁵ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except the RESET/V_{PP} which is internally clamped to V_{SS} only

⁶ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

⁷ This parameter is characterized and not tested on each device.



Figure 3. Typical I_{OH} vs. V_{DD} - V_{OH} (V_{DD} = 5.5 V)



Figure 4. Typical I_{OH} vs. V_{DD} - V_{OH} (V_{DD} = 3.3 V)



Figure 5. Typical I_{OL} vs. V_{OL} (V_{DD} = 5.5 V)



Figure 6. Typical I_{OL} vs. V_{OL} (V_{DD} = 3.3 V)



Figure 7. Typical V_{DD} vs. V_{IH}



Figure 8. Typical V_{DD} vs. V_{IL}

3.6 Supply Current Characteristics

Table 8. Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Unit
				5	3.71	mA
	_	Run supply current ² measured at	DI	3.3	3.68	mA
1	Р	(f _{Bus} = 10 MHz)	RI _{DD10}	3	3.67	mA
				2.7	3.66	mA
				5	1.37	mA
•	2 P Wait mode supply current	14/1	3.3	1.37	mA	
2			WI _{DD1}	3	1.37	mA
				2.7	1.36	mA
		Stop mode supply current		5	1.40	μA
•	_		SI.	3.3	1.35	μA
3	Р		SI _{DD}	3	1.31	μA
				2.7	1.25	μA
				5	125.45	μA
	-	ADC adder from stop ³		3.3	122.04	μA
4	С			3	121.59	μA
				2.7	121.22	μA
-	0	ACMP adder from stop		5	21	μA
5	5 C	(ACME = 1)		3	18.5	μA

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Unit
6	C	RTI adder from stop		5	2.4	μA
0	⁶ C with 1 kHz clock source enabled ⁴		3	1.9	μA	
	0	LVI adder from stop		5	70	μA
8	B C LVI adder from stop (LVDE = 1 and LVDSE = 1)	(LVDE = 1 and LVDSE = 1)		3	65	μA

Table 8. Supply Current Characteristics (continued)

 $^1\,$ Typicals are measured at 25 °C.

² Does not include any dc loads on port pins

³ Required asynchronous ADC clock and LVD to be enabled.

⁴ Most customers are expected to find that auto-wakeup from stop can be used instead of the higher current wait mode. Wait mode typical is 1.37 mA at 5 V and 3 V with f_{Bus} = 10 MHz.

3.7 External (XOSC) and Internal (ICS) Oscillator Characteristics

Reference Figure 9 for crystal or resonator circuit.

Characteristic	Symbol	Min	Typical ¹	Max	Unit
Oscillator crystal or resonator (EREFS = 1) Low range, (IREFS = x) High range, FLL bypassed external (CLKS = 10, IREFS = x) High range, FLL engaged external (CLKS = 00, IREFS = 0)	f _{lo} f _{hi_byp} f _{hi_eng}	32 1 1		38.4 10 10	kHz MHz MHz
Load capacitors	C ₁ C ₂	See Note ²			
Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R _F		10 1		ΜΩ ΜΩ
Series resistor Low range Low Gain (HGO = 0) High Gain (HGO = 1) High range Low Gain (HGO = 0) High Gain (HGO = 1)	R _S		0 100 0		kΩ
≥ 8 MHz 4 MHz 1 MHz			0 10 20		
Crystal start-up time ^{3, 4} Low range High range	t CSTL t CSTH		500 4		ms
Square wave input clock frequency (EREFS = 0) FLL bypass external (CLKS = 10) FLL engaged external (CLKS = 00)	f _{extal}	0 0.03125	_	20 5	MHz
Average internal reference frequency - untrimmed	f _{int_ut}	25	31.25	41.66	kHz
Average internal reference frequency - trimmed	f _{int_t}	31.25	31.25	39.0625	kHz
DCO output frequency range - untrimmed	f _{dco_ut}	12.8	16	21.33	MHz
DCO output frequency range - trimmed	f _{dco_t}	16	16	20	MHz
Resolution of trimmed DCO output frequency at fixed voltage and temperature	$\Delta f_{dco_res_t}$	_	_	±0.2	%f _{dco}
Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	_	±2	%f _{dco}
FLL acquisition time ^{3,5}	t _{acquire}	—	—	1	ms
Long term Jitter ⁶ of DCO output clock (averaged over 2ms interval)	C _{Jitter}	_	_	0.6	%f _{dco}

 Table 9. External Oscillator Specifications (Temperature Range = -40 to 85°C Ambient)

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² See crystal or resonator manufacturer's recommendation.

- ³ This parameter is characterized and not tested on each device.
- ⁴ Proper PC board layout procedures must be followed to achieve specifications.
- ⁵ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁶ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.



Figure 9. Typical Crystal or Resonator Circuit

3.8 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

3.8.1 Control Timing

Table 10. Control Timing

Parameter	Symbol	Min	Typical	Мах	Unit
Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	0	—	10	MHz
Real time interrupt internal oscillator period	t _{RTI}	700	1000	1300	μS
External RESET pulse width ¹	t _{extrst}	150	—	—	ns
KBI pulse width ²	t _{KBIPW}	1.5 t _{cyc}	—	—	ns
KBI pulse width in stop ¹	t _{KBIPWS}	100	—	—	ns
Port rise and fall time (load = 50 pF) ³ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		11 35	_	ns

¹ This is the shortest pulse that is guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

² This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

³ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40° C to 85°C.



Figure 11. KBI Pulse Width

3.8.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Function	Symbol	Min	Max	Unit
External clock frequency	f _{TCLK}	0	f _{Bus} 1/4	MHz
External clock period	t _{TCLK}	4	—	t _{CYC}
External clock high time	t _{clkh}	1.5	—	t _{CYC}
External clock low time	t _{ciki}	1.5		t _{CYC}
Input capture pulse width	f _{ICPW}	1.5	—	t _{CYC}



Figure 12. Timer External Clock



Figure 13. Timer Input Capture Pulse

3.9 Analog Comparator (ACMP) Electrical

Characteristic	Symbol	Min	Typical	Max	Unit
Supply voltage	V _{DD}	2.7		5.5	V
Supply current (active)	IDDAC	—	20	35	μA
Analog input voltage	V _{AIN}	V _{SS} – 0.3	—	V _{DD}	V
Analog input offset voltage ¹	V _{AIO}	—	20	40	mV
Analog Comparator hysteresis ¹	V _H	3.0	9.0	15.0	mV
Analog source impedance	R _{AS}	—	_	10	kΩ
Analog input leakage current	I _{ALKG}	—	_	1.0	μA
Analog Comparator initialization delay	t _{AINIT}	—	—	1.0	μS
Analog Comparator bandgap reference voltage	V _{BG}	1.208	1.208	1.208	V

¹ These data are characterized but not production tested. Measurements are made with the device entered STOP mode.

3.10 Internal Clock Source Characteristics

Characteristic	Symbol	Min	Typical ¹	Max	Unit
Average internal reference frequency — untrimmed	f _{int_ut}	25	31.25	41.66	kHz
Average internal reference frequency — trimmed	f _{int_t}	31.25	39.0625 ²	39.0625	kHz
DCO output frequency range — untrimmed	f _{dco_ut}	12.8	16	21.33	MHz
DCO output frequency range — trimmed	f _{dco_t}	16	20 ³	20	MHz
Resolution of trimmed DCO output frequency at fixed voltage and temperature	$\Delta f_{dco_res_t}$	_	_	0.2	%fdco
Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	—	_	2	%fdco
FLL acquisition time ^{4,5}	t _{acquire}	—	—	1	ms
Stop recovery time (FLL wakeup to previous acquired frequency) IREFSTEN = 0 IREFSTEN = 1	t _{wakeup}	_	100 86	_	μs

Table 13. Internal Clock Source Specifications

¹ Data in typical column was characterized at 3.0 V and 5.0 V, 25 °C or is typical recommended value.

² This value has been trimmed to 39.0625 kHz when out of factory

³ This value has been trimmed to 20 MHz when out of factory

- ⁴ This parameter is characterized and not tested on each device.
- ⁵ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBILP) to FLL enabled (FEI, FBI).

3.11 ADC Characteristics

Characteristic	Conditions	Symbol	Min	Typical ¹	Max	Unit
Supply voltage	Absolute	V _{DDAD}	2.7	_	5.5	V
Supply voltage	Delta to $V_{DD} (V_{DD} - V_{DDAD})^2$	ΔV_{DDAD}	-100	0	100	mV
Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSAD}) ²	ΔV_{SSAD}	-100	0	100	mV
Ref voltage high	—	V _{REFH}	2.7	V _{DDAD}	V _{DDAD}	V
Ref voltage low	—	V _{REFL}	V _{SSAD}	V _{SSAD}	V _{SSAD}	V
Input voltage	—	V _{ADIN}	V _{REFL}	—	V _{REFH}	V
Input capacitance	—	C _{ADIN}	_	4.5	5.5	pF
Input resistance	_	R _{ADIN}	_	3	5	kΩ
Analog source resistance external to MCU	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			5 10	kΩ
	8-bit mode (all valid f _{ADCK})	1	_	—	10	
ADC conversion clock	High speed (ADLPC = 0)	£	0.4	—	8.0	
frequency	Low power (ADLPC = 1)	f _{ADCK}	0.4	_	4.0	MHz

Table 14. 5 Volt 10-bit ADC Operating Conditions

¹ Typical values assume V_{DDAD} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.



Figure 14. ADC input impedance Equivalency Diagram	4. ADC Input Impedance Equi	ivalency Diagram
--	-----------------------------	------------------

Characteristic	Conditions	С	Symbol	Min	Typical ¹	Max	Unit	
Supply current ADLPC=1 ADLSMP=1 ADCO=1		т	I _{DDAD}	_	133	_	μΑ	
Supply current ADLPC=1 ADLSMP=0 ADCO=1		т	I _{DDAD}	_	218	_	μΑ	
Supply current ADLPC=0 ADLSMP=1 ADCO=1		т	I _{DDAD}	_	327	_	μΑ	
Supply current ADLPC=0 ADLSMP=0 ADCO=1	V _{DDAD} ≤5.5 V	Ρ	I _{DDAD}	_	0.582	1	mA	
Supply current	Stop, Reset, Module Off		I _{DDAD}	—	0.011	1	μA	
ADC asynchronous clock source	High Speed (ADLPC = 0)		Р	function	2	3.3	5	MHz
	Low Power (ADLPC = 1)	I	f _{ADACK}	1.25	2	3.3		

Oh and a tania tia	O a malifi a ma	0	0		Turkey1		11		
Characteristic	Conditions	С	Symbol	Min	Typical ¹	Мах	Unit		
Conversion time (Including	Short Sample (ADLSMP = 0)	Р		_	20	_	ADCK		
sample time)	Long Sample (ADLSMP = 1)	I	t _{ADC}		40		cycles		
Sample time	Short Sample (ADLSMP = 0)	Р	+		3.5		ADCK		
Sample line	Long Sample (ADLSMP = 1)	1	t _{ADS}		23.5		cycles		
Total upadiustod orror	10-bit mode	Р	E		±1	±2.5	LSB ²		
Total unadjusted enor	otal unadjusted error P E 8-bit mode	E _{TUE}	_	±0.5	±1.0	LOD			
	10-bit mode P DNI	DNL	_	±0.5	±1.0	LSB ²			
Differential non-linearity	8-bit mode	F	DINL	_	±0.3	±0.5	LOD		
	Monotonicity and no-missing-code guaranteed								
	10-bit mode	С	INL	_	±0.5	±1.0	LSB ²		
Integral non-linearity	8-bit mode	C			±0.3	±0.5	LOD		
Zero-scale error	10-bit mode	Р	E	_	±0.5	±1.5	LSB ²		
	8-bit mode	Г	E _{ZS}	_	±0.5	±0.5	LOD		
Full-scale error	10-bit mode	Р	F	_	±0.5	±1.5	LSB ²		
$V_{ADIN} = V_{DDA}$	8-bit mode	Г	E _{FS}	_	±0.5	±0.5	LOD		
Quantization orror	10-bit mode	D	E	_	—	±0.5	LSB ²		
Quantization error	8-bit mode	U	EQ	_	—	±0.5	LOD		
Input leakage error	10-bit mode	D	E	_	±0.2	±2.5	LSB ²		
pad leakage ³ * RAS	8-bit mode	U	E _{IL}	_	±0.1	±1	LOD		

Table 15. 10-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

¹ Typical values assume V_{DDAD} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

³ Based on input pad leakage current. Refer to pad electrical.

3.12 AC Characteristics

This section describes AC timing characteristics for each peripheral system.

3.12.1 Control Timing

Table 16. Control Timing

Characteristic	Symbol	Min	Typical	Max	Unit
Bus frequency $(t_{cyc} = 1/f_{Bus})$	f _{Bus}	DC	_	10	MHz
Real time interrupt internal oscillator period	t _{RTI}	700	1000	1300	μs

Characteristic	Symbol	Min	Typical	Max	Unit
External RESET pulse width ¹	t _{extrst}	150		-	ns
KBI pulse width ²	t _{KBIPW}	1.5 tcyc		_	ns
KBI pulse width in stop ¹	t _{KBIPWS}	100		_	ns
Port rise and fall time (load = 50 pF) ³ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		11 35	_	ns

Table 16. Control Timing (continued)

¹ This is the shortest pulse that is guaranteed to pass through the pin input filter circuitry. Shorter pulses may or may not be recognized.

² This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 3 Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 85 °C.



Figure 15. Reset Timing





3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory. For detailed information about program/erase operations, see the reference manual.

Characteristic	Symbol	Min	Typical ¹	Max	Unit
Supply voltage for program/erase	V _{DD}	2.7	—	5.5	V
Program/Erase voltage	V _{PP}	11.8	12	12.2	V
V _{PP} current					
Program	VPP prod	—		200	μA
Mass erase	I _{VPP_erase}	—	—	100	μA
Supply voltage for read operation 0 < f _{Bus} < 10 MHz	V _{Read}	2.7		5.5	V

Table 17. Flash Characteristics

Characteristic	Symbol	Min	Typical ¹	Мах	Unit
Byte program time	t _{prog}	20	_	40	μS
Mass erase time	t _{me}	500	—	_	ms
Cumulative program HV time ²	t _{hv}	—	—	8	ms
Total cumulative HV time (total of t _{me} & t _{hv} applied to device)	t _{hv_total}	—	—	2	hours
HVEN to program setup time	t _{pgs}	10	—	_	μS
PGM/MASS to HVEN setup time	t _{nvs}	5	—	_	μS
HVEN hold time for PGM	t _{nvh}	5	—	_	μS
HVEN hold time for MASS	t _{nvh1}	100	—	_	μS
V _{PP} to PGM/MASS setup time	t _{vps}	20	—	_	ns
HVEN to VPP hold time	t _{vph}	20	—	_	ns
V _{PP} rise time ³	t _{vrs}	200	—	_	ns
Recovery time	t _{rcv}	1	—	_	μS
Program/erase endurance T_L to $T_H = -40 \text{ °C}$ to 85 °C	_	1000	—	_	cycles
Data retention	t _{D_ret}	15	—		years

Table 17. Flash Characteristics (continued)

¹ Typicals are measured at 25 °C.

² t_{hv} is the cumulative high voltage programming time to the same row before next erase. Same address can not be programmed more than twice before next erase.

³ Fast V_{PP} rise time may potentially trigger the ESD protection structure, which may result in over current flowing into the pad and cause permanent damage to the pad. External filtering for the V_{PP} power source is recommended. An example V_{PP} filter is shown in Figure 17.



Figure 17. Example V_{PP} Filtering

Ordering Information



- ¹ Next Data applies if programming multiple bytes in a single row, refer to *MC9RS08LA8 Series Reference Manual*.
- 2 V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.

Figure 18. Flash Program Timing



 $^1\,$ V_{DD} must be at a valid operating voltage before voltage is applied or removed from the V_{PP} pin.



4 Ordering Information

This section contains ordering information for MC9RS08LA8 devices. See below for an example of the device numbering system.



5 Package Information and Mechanical Drawings

Table 18 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9RS08LA8 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 18, or
- Open a browser to the Freescale[®] website (http://www.freescale.com), and enter the appropriate document number (from Table 18) in the "Enter Keyword" search box at the top of the page.

Device Number	Men	nory	Package				
Device Number	FLASH	RAM	Туре	Designator	Document No.		
MC9RS08LA8	9 K D	256 bytos	48-Pin QFN	FT	98ARL10606D		
MC9RS08LA8 8 KB 256 bytes	48-Pin LQFP	LF	98ASH00962A				

Table 18. Device Numbering System



© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCAL		
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARL10606D	REV: O	
FLAT NON-LEADED PACKA	CASE NUMBER: 1975-01 29 AUG 200				
48 TERMINAL, 0.5 PITCH (7	′ X / X 1)	STANDARD: JE	DEC-MO-220 VKKD-2	2	







DETAIL M PREFERED PIN 1 BACKSIDE IDENTIFIER



© FREESCALE SEMICONDUCTOR, INC. All RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARL10606D	REV: O
FLAT NON-LEADED PACKA		CASE NUMBER	1975-01	29 AUG 2007
48 TERMINAL, 0.5 PITCH (7	X 7 X 1)	STANDARD: JE	DEC-MO-220 VKKD-2	2

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.

3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.

4. COPLANARITY APPLIES TO LEADS, CORNER LEADS, AND DIE ATTACH PAD.

5. MIN METAL GAP SHOULD BE 0.2MM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: THERMALLY ENHANCED QUAD FLAT NON-LEADED PACKAGE (QFN) 48 TERMINAL, 0.5 PITCH (7 X 7 X 1)		DOCUMENT NO: 98ARL10606D		REV: O
		CASE NUMBER: 1975-01		29 AUG 2007
		STANDARD: JEDEC-MO-220 VKKD-2		



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:): 98ASH00962A	REV: G	
LQFP, 48 LEAD, 0.50 (7.0 X 7.0 X 1		CASE NUMBER	8: 932–03	14 APR 2005
		STANDARD: JE	DEC MS-026-BBC	

NOTES:

- 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DATUM PLANE AB IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4. DATUMS T, U, AND Z TO BE DETERMINED AT DATUM PLANE AB.

 \setminus DIMENSIONS TO BE DETERMINED AT SEATING PLANE AC.

6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE AB.

THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.350.

8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076.

9. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

© FREESCALE SEMICONDUCTOR, INC. All rights reserved.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE:): 98ASH00962A	REV: G
LQFP, 48 LEAD, 0.50 PI (7.0 X 7.0 X 1.4)		CASE NUMBER	8: 932–03	14 APR 2005
	1.4)	STANDARD: JE	DEC MS-026-BBC	

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9RS08LA8 Rev. 2 1/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license customer's technical experts. Freescale Semiconductor does not convey any incense under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2012. All rights reserved.

