Freescale Semiconductor Technical Data

9.0 to 18 V, Quad Output, Integrated MOSFET Power Supply

The 34700 is a compact, high-efficiency power supply with on-chip power MOSFETs that features three step-down switching regulators and one low dropout linear regulator. The switching regulators utilize voltage mode control with external compensation, allowing flexibility in optimizing the performance of the 34700 for a given application.

The 34700 is ideal for space constrained applications where multiple power rails are required and simplicity of design and implementation of the power supply is necessary. Over-voltage, under-voltage, over-current, and over-temperature protection features ensure robust and reliable operation. Fixed switching frequency, internal soft-start, and internal power MOSFETs enable rapid power supply design and development.

The 34700 is well suited for power supply designs in wide variety of applications, including set top boxes, cable modems, laser printers, fax machines, point-of-sale terminals, small appliances, telecom line cards, and DVD players.

Typical Applications:

- Set Top Boxes and Receivers
- Cable Modems
- Networking Cards
- **Telecom Line Cards**

Document Number: MC34700 Rev. 5.0, 10/2009

98ASA10800D

√RoHS

MC34700

POWER SUPPLY

32-Pin QFN, 5 x 5mm

ORDERING INFORMATION

Device	Temperature Range (T _A)	Package
MC34700EP/R2	-40°C to 85°C	32 QFN

Features

- Three switching regulators: 2 synchronous and 1 nonsynchronous
- One low dropout linear regulator
- Output current capability:
 - 1.5 A continuous on channel 1
 - 1.25 A continuous on channels 2 and 3
 - 400 mA continuous on channel 4
 - Internal power MOSFETs on all channels
- Voltage feed-forward on channel 1
- ±1.5% Output voltage accuracy on all channels
- Cycle-by-cycle current limit and short-circuit protection
- Fixed 800 kHz switching frequency
- Internal soft-start
- Over-voltage, under-voltage and over-temperature protection
- Open-drain power-good output signal
- Separate active-high enable input for each channel
- Pb-free packaging designated by suffix code EP



Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as may be required, to permit improvements in the design of its products. © Freescale Semiconductor, Inc., 2009. All rights reserved.



INTERNAL BLOCK DIAGRAM





-40 to +150

T_{STRG}

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Table 1. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device. This is a stress only rating and operation at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Ratings	Symbol	Value	Unit
ELECTRICAL RATINGS	11		1
Input Voltages			V
Input Voltage	V _{IN}	-0.3 to 20	
Input DC/DC1 Voltage, I _{VIN} = 0	V _{IN1}	-0.3 to 20	
Input DC/DC2, 3, and LDO Voltage	V _{IN2,} V _{IN3} , V _{INLDO}	-0.3 to 7	
Switch Node Voltages			V
Switch Node DC/DC1	V _{SW1}	-0.3 to 20	
Switch Node DC/DC2, DC/DC3	V _{SW2} , V _{SW3}	-0.3 to 7	
Bootstrap Voltages			V
Bootstrap DC/DC1	V _{BST1}	-0.3 to 25	
Bootstrap DC/DC2, DC/DC3	V _{BST2} , V _{BST3}	-0.3 to 14	
Bootstrap Voltage Referenced to Switch Node Voltage	V _{BST} - V _{SW}	-0.3 to 7	
Compensation (COMP1, 2, and 3), Feedback (FB1, FB2, FB3, LDO_FB), VDDI	-	-0.3 to 3	V
All Other Pins (EN1, 2, 3, EN_LDO, PGOOD, VGREG, LDO, VOUT1)	-	-0.3 to 7	V
ESD Voltage ⁽¹⁾	V _{ESD}		V
Human Body Model (HBM) All Pins		<u>+</u> 2000	
THERMAL RATINGS			
Operating Temperature			°C
Ambient	T _A	-40 to +85	
Junction	TJ	-40 to +125	
Peak Package Temperature During Reflow ^{(2), (3)}	T _{PPRT}	300	°C

Storage Temperature THERMAL RESISTANCE

Thermal Resistance (2) °C/W Junction-to-Case $T_{\Theta JC}$ 6.7 Junction-to-Ambient 37 $T_{\Theta JA}$ Power Dissipation W P_D T_A = 25°C 2.5 T_A = 70°C 1.3 T_A = 85°C 1.0

Notes

1. ESD testing is performed in accordance with the Human Body Model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω).

2. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.

3. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

°C

STATIC AND DYNAMIC ELECTRICAL CHARACTERISTICS

Table 2. Electrical Characteristics

Characteristics noted under conditions 9.0 V \leq V_{IN} \leq 18 V, -40°C \leq T_A \leq 85°C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Test Conditions	Symbol	Min	Тур	Max	Unit
POWER SUPPLY	-					
VIN Voltage		V _{IN}				V
	Maximum		-	18	-	
	Minimum		-	9.0	-	
Standby Current	$V_{EN1} = V_{EN2} = V_{EN3} = V_{EN_LDO} = 0 V$	I _{SDB}	-	8.95	15	mA
Operating Current		I _{IN}	-	15.4	-	mA
Internal Supply Voltage		V _{DDI}	2.3	2.5	2.7	V
POWER-ON RESET						
VGREG Rising Threshold Voltage		V _{VGREG_RISING}	3.5	4.0	4.5	V
VGREG Falling Threshold Voltage		V _{VGREG_FALLING}	3.0	3.4	4.0	V
VGREG Hysteresis Voltage		V _{VGREG_HYS}	0.2	0.55	1.0	V
VGREG LINEAR REGULATOR	-					
On Resistance	I _{VGREG} = 80 mA	R _{VGREGIN}	-	30	-	Ω
Output Voltage		V _{VGREG}	4.75	5.25	5.5	V
Maximum Input dV/dT	VIN1 = VIN	V _{IN_dV/dT}	-	10	-	V/μs
BIAS VOLTAGES		_				
VGREG Decoupling	VGREG = 5.0 V	C _{VGREG}	-	1.0	-	μF
VDDI Decoupling	VDDI = 2.5 V	C _{VDDI}	-	1.0	-	μF
ENABLE	-					
Output Enable Logic High Threshold Voltage		V _{EN1,2,3}	0.78	-		V
Output Enable Logic Low Threshold		V _{EN_LDO}	0.76	-	- 0.61	V
Voltage		V _{EN1,2,3} V _{EN_LDO}	-	-	0.01	v
EN Input Resistance to Ground		R _{EN_IN}	-	1.5	-	MΩ
Delay from Enable to Soft Start DC1		t _{DELAY1}	-	1.0	-	ms
Delay from Enable to Soft Start DC2, DC	3	t _{DELAY2.3}	-	160	-	ms
REFERENCE		222,02,0				
DC/DC 1, 2, 3 Reference Voltage		V _{REF1,2,3}	0.690	0.700	0.710	V
LDO Reference Voltage		V _{REF_LDO}	0.690	0.700	0.710	V
OSCILLATOR			1	I	I	
Switching Frequency		f _{SW}	760	800	840	kHz
SOFT-START			1	I	I	
Soft-start Duration DC1, 2, 3		tss buckreg	2.5	3.5	4.5	ms
		00_0000000	1			

Table 2. Electrical Characteristics (continued)

Characteristics noted under conditions 9.0 V \leq V_{IN} \leq 18 V, -40°C \leq T_A \leq 85°C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Test Conditions	Symbol	Min	Тур	Max	Unit
RAMP GENERATORS						
Ramp Amplitude (DC/DC1)	V _{FF_GAIN1} x P _{VIN1} , P _{VIN1} = 18 V	V _{RAMP_AMP1}	-	1.0	-	V _{P-P}
VFF Gain (DC/DC1)		V _{FF_GAIN1}	-	0.055		V/V
Ramp Amplitude (DC/DC2,3)	V _{FF_GAIN2} x P _{VIN2} , P _{VIN2} = 6.0 V	V _{RAMP_AMP2,3}	-	1.25	-	V _{P-P}
VFF Gain (DC/DC2,3)		V _{FF_GAIN2,3}	-	0.208		V/V
Ramp Bottom (DC/DC1,2,3)		V _{RAMP_OFFSET}	-	0.2	-	V
Min Duty Cycle (DC/DC1)	I _{LOAD1} = 0 A	D ₁	-	-	16	%
Max Duty Cycle (DC/DC1)	I _{LOAD1} = 0 A	D ₁	68.4	-	-	%
Min Duty Cycle (DC/DC2,3)	I _{LOAD1} = 0 A	D _{2,3}	-	0	0	%
Max Duty Cycle (DC/DC2,3)	I _{LOAD1} = 0 A	D _{2,3}	83.6	-	-	%
POWER-GOOD						J
O V Threshold, all regulators	Percentage of setpoint	$\Delta_{\rm OV_TH}$	-	-	108	%
UV Threshold, all regulators	Percentage of setpoint	$\Delta_{\rm UV_TH}$	92	-	-	%
PGOOD Output Low Level	I _{SINK} = 6.0 mA	V _{OL_PGOOD}	-	0.4	-	V
PGOOD Reset Delay		t _{PG-RESET}		100		μs
PGOOD Glitch Rejection		t _{PG-FILTER}		10		μs
BUCK CONVERTER 1	_ · ·					
Maximum VIN1 Input Voltage		V _{IN1_MAX}	-	18	-	V
Minimum VIN1 Input Voltage		V _{IN1_MIN}	-	9.0	-	V
Maximum Output Voltage	V _{IN} = 9.0V	V _{DC1VOUTMAX}	-	5.25	-	V
Minimum Output Voltage	V _{IN} = 9.0V	V _{DC1VOUTMIN}	-	2.0	-	V
Maximum Output Current		IOUT _{DC1MAX}	-	1.5	-	А
Total System Accuracy		ΔV_{OUT1}	-1.5	-	1.5	%
Peak Short-circuit Current Limit		I _{SHORT1}	2.5	-	4.5	А
High Side On Resistance		R _{DS(ON)_HS}	-	150	-	mΩ
Equivalent Dropout Resistance	V _{IN1} = 5.5 V, V _{OUT} = 3.3 V, I _{LOAD} = 2.0 A	R _{DO}	-	183	-	mΩ
Error Amplifier DC Gain		A _{EA}	-	110	-	dB
Error Amplifier Unity-gain Bandwidth		GBW	-	4.0	-	MHz
Error Amplifier Slew Rate @ 15 pF		SR	-	1.8	-	V/µs
Current Limit Timer		^t ∟ım1	-	10	-	ms
Current Limit Retry Timeout Period		^t TIMEOUT1	-	100	-	ms

Table 2. Electrical Characteristics (continued)

Characteristics noted under conditions 9.0 V \leq V_{IN} \leq 18 V, -40°C \leq T_A \leq 85°C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Test Conditions	Symbol	Min	Тур	Мах	Unit
BUCK CONVERTER 2	1	1	1	1	1	1
Maximum VIN2 Input Voltage		V _{IN2_MAX}	-	6.0	-	V
Minimum VIN2 Input Voltage		V _{IN2_MIN}	-	1.5	-	V
Maximum Output Voltage	V _{IN} = 9.0 V	V _{DC2VOUTMAX}	-	3.6	-	V
Minimum Output Voltage	V _{IN} = 9.0 V	V _{DC2VOUTMIN}	-	0.7	-	V
Maximum Output Current		IOUT _{DC2MAX}	-	1.25	-	А
Total System Accuracy		ΔV_{OUT2}	-1.5	-	1.5	%
Peak Short-circuit Current Limit		I _{SHORT2}	2.0	-	4.5	А
High Side On Resistance		R _{DS(ON)_HS}	-	175	-	mΩ
Low Side On Resistance		R _{DS(ON)_LS}	-	150	-	mΩ
Equivalent Dropout Resistance	V _{IN2} = 1.7 V, V _{OUT} = 1.25 V, I _{LOAD} = 1.25 A	R _{DO}	-	150	-	mΩ
SW2 Leakage Current	V _{IN} = 12 V, V _{IN2} = 0 V, EN2 = 0 V	I _{SW2}	-	400	-	μA
Error Amplifier DC Gain		A _{EA}	-	110	-	dB
Error Amplifier Unity Gain Bandwidth		GBW	-	4.0	-	MHz
Error Amplifier Slew Rate		SR	-	1.8	-	V/μs
Current Limit Timer		t _{LIM2}	-	10	-	ms
Current Limit Retry Timeout Period		t _{TIMEOUT2}	-	100	-	ms
BUCK CONVERTER 3	•					
Maximum VIN3 Input Voltage		V _{IN3_MAX}	-	6.0	-	V
Minimum VIN3 Input Voltage		V _{IN3_MIN}	-	1.5	-	V
Maximum Output Voltage		V _{DC3VOUTMAX}	-	3.6	-	V
Minimum Output Voltage		V _{DC2VOUTMIN}	-	0.7	-	V
Maximum Output Current		IOUT _{DC3MAX}	-	1.25	-	Α
Total System Accuracy		ΔV_{OUT3}	-1.5	-	1.5	%
Peak Short-circuit Current Limit		I _{SHORT3}	2.0	-	4.5	Α
High Side On Resistance		R _{DS(ON)_HS}	-	160	-	mΩ
Low Side On Resistance		R _{DS(ON)_LS}	-	140	-	mΩ
Equivalent Dropout Resistance	V _{IN2} = 1.7 V, V _{OUT} = 1.25 V, I _{LOAD} = 1.25 A	R _{DO}	-	150	-	mΩ
SW3 Leakage Current	V _{IN} = 12 V, V _{IN3} = 0 V, EN3 = 0 V	I _{SW3}	-	400	-	μA
Error Amplifier DC Gain		A _{EA}	-	110	-	dB
Error Amplifier Unity Gain Bandwidth		GBW	-	4.0	-	MHz
Error Amplifier Slew Rate		SR	-	1.8	-	V/μs
Current Limit Timer		t _{LIM3}	-	10	-	ms
Current Limit Retry Timeout Period		t _{TIMEOUT3}	-	100	-	ms

ELECTRICAL CHARACTERISTICS STATIC AND DYNAMIC ELECTRICAL CHARACTERISTICS

Table 2. Electrical Characteristics (continued)

Characteristics noted under conditions 9.0 V \leq V_{IN} \leq 18 V, -40°C \leq T_A \leq 85°C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions, unless otherwise noted.

Characteristic	Test Conditions	Symbol	Min	Тур	Мах	Unit
LINEAR REGULATOR		·				
Maximum LDO Input Voltage		V _{INLDO}	-	6.0	-	V
Minimum LDO Input Voltage		V _{INLDO}	-	1.5	-	V
Maximum LDO Output Voltage		V _{LDO}	-	3.6	-	V
Minimum LDO Output Voltage		V _{LDO}	-	0.7	-	V
Maximum LDO Output Current		I _{LDO}	-	400	-	mA
Total System Accuracy		ΔV_{LDO}	-1.5	-	1.5	%
Maximum Dropout Voltage	I _{LDO} = 400 mA	V _{DROP}	-	250	-	mV
LDO Power Dissipation		P _{DISS_LDO}	-	375	-	mW
Maximum Output Current		I _{SHORT_LDO}	-	1100	-	mA
Minimum Output Current		I _{SHORT_LDO}	-	500	-	mA
Required Output Decoupling		C _{LDO}	-	10	-	μF
		C _{ESR}	-	20	-	mΩ
Current Limit Retry Timeout Period		^t TIMEOUT_LDO	-	100	-	ms
THERMAL SHUTDOWN						
Maximum Thermal Shutdown Threshold		T _{SD_MAX}	-	160	-	°C
Typical Thermal Shutdown Threshold		T _{SD}	-	140	-	°C
Minimum Thermal Shutdown Threshold		T _{SD_MIN}	-	120	-	°C
Thermal Shutdown Hysteresis		T _{SD_HYS}	-	25	-	°C



PIN CONNECTIONS



Figure 3. 34700 Pin Connections

FUNCTIONAL PIN DESCRIPTIONS

Table 3. 34700 Pin Definitions

Pin	Name	Pin Description
1,32	VIN1	Buck regulator #1's power input voltage. VIN1 is connected to the drain of the DC/DC #1's high side MOSFET. Local bypass capacitors are recommended.
2,3	SW1	Buck regulator #1's switching node. SW1 is connected to the source of the high side MOSFET. Connect this pin to the cathode of the catch diode and the output inductor.
4	BST1	Buck regulator #1's bootstrap capacitor input. Connect a capacitor between the BST1 and SW1 pin of DC/DC #1 to enhance the gate of the high side MOSFET during switching.
5	GND2	Buck regulator #2's power ground. GND2 is connected to the source of DC/DC #2's low side MOSFET. Connect this pin to the DC/DC #2's power return path.
6	SW2	Buck regulator #2's switching node. SW2 is connected to source of the high side and the drain of the low side MOSFET. Connect this pin to the output inductor.
7	VIN2	Buck regulator #2's power input voltage. VIN2 is connected to the drain of the DC/DC #2's high side MOSFET. Local bypass capacitors are recommended.
8	BST2	Buck regulator #2's bootstrap capacitor input. Connect a capacitor between the BST2 and SW2 pin of DC/DC #2 to enhance the gate of the high side MOSFET during switching.
9	COMP2	Buck regulator #2's compensation output. COMP2 is connected to DC/DC #2's error amplifier's output. Connect the required external compensation network between the COMP2 pin and the FB2 pin.
10	FB2	DC/DC #2's error amplifier inverting input. Connect the required compensation network and feedback network to this terminal as appropriate.
11	EN1	This input enables buck regulator #1. Asserting EN1 high turns on DC/DC #1. The internal control logic remains active as long as VIN is present.
12	EN2	This input enables buck regulator #2. Asserting EN2 high turns on DC/DC #2. The internal control logic remains active as long as VIN is present.

Table 3. 34700 Pin Definitions (continued)

Pin	Name	Pin Description				
13	EN3	This input enables buck regulator #3. Asserting EN3 high turns on DC/DC #3. The internal control logic remains active as long as VIN is present.				
14	EN_LDO	This input enables the LDO. Asserting EN_LDO high turns on the LDO. The internal control logic remains active as long as VIN is present.				
15	FB3	DC/DC #3's error amplifier inverting input. Connect the required compensation network and feedback network to the terminal as appropriate.				
16	COMP3	Buck regulator #3's compensation output. COMP3 is connected to DC/DC #3's error amplifier's output. Connect the required external compensation network between the COMP3 pin and the FB3 pin.				
17	BST3	Buck regulator #3's bootstrap capacitor input. Connect a capacitor between the BST3 and SW3 pin of DC/DC #3 to enhance the gate of the high side MOSFET during switching.				
18	VIN3	Buck regulator #3's power input voltage. VIN3 is connected to the drain of the DC/DC #3's high side MOSFET. Local bypass capacitors are recommended.				
19	SW3	Buck regulator #3's switching node. SW3 is connected to source of the high side and the drain of the low side MOSFET. Connect this pin to the output inductor.				
20	GND3	Buck regulator #3's power ground. GND3 is connected to the source of DC/DC #3's low side MOSFET. Connect this pin to the DC/DC #3's power return path.				
21	LDO_FB	LDO error amplifier inverting input. Connect the appropriate output voltage feedback resistor divider to this pin.				
22	LDO	LDO regulator output. Connect this pin to the feedback resistor divider and output capacitor.				
23	LDO_VIN	LDO's power input voltage. LDO_VIN is connected to the drain of the linear regulator's pass device. Local bypass capacitors are recommended.				
24	VIN	IC supply voltage input. This pin should be de-coupled from the buck regulator's power input voltages (VIN1, VIN2, VIN3). Filtering is required for proper device operation.				
25	VGREG	This is the output of an internal linear regulator which is used to supply the gate drivers. The VGREG linear regulator is driven from the input supply voltage VIN, and it's output is also used to drive the gates of the low side MOSFETs of regulators DC/DC #2 and DC/DC #3, as well as the LDO. Connect this pin to a low ESR, 1.0 µF bypass capacitor.				
26	VDDI	Internal regulator output used to supply the internal logic and analog blocks. VDDI is driven from the gate drive supply voltage, VGREG. Connect this pin to a 1.0 μ F, low ESR decoupling filter capacitor.				
27	PGOOD	Status signal used to indicate that all the regulators' output voltages are good. Upon a fault occurrence, this output signal goes low. PGOOD is an open drain output, and must be pulled up by an external resistor to a supply voltage suitable for I/O.				
28	AGND	Analog ground of the IC. Internal analog and logic signals are referenced to this pin.				
29	VOUT1	DC/DC #1's shunt input. VOUT1 is connected to a discharge MOSFET. This MOSFET is used to discharge the output of DC/DC1 when there is a fault condition, such as thermal shutdown or a short circuit. It is also used to provide a pre-load to maintain a minimum duty. Connect this pin to the output of DC/DC #1.				
30	FB1	DC/DC #1's error amplifier inverting input. Connect the required compensation network and feedback network to this terminal as appropriate.				
31	COMP1	Buck regulator #1's compensation output. COMP1 is connected to DC/DC #1's error amplifier's output. Connect the required external compensation network between the COMP1 pin and the FB1 pin.				
33	AGND	Thermal pad for heat transfer. Connect the thermal pad to the analog ground.				

ELECTRICAL PERFORMANCE CURVES



Figure 1. Typical CH1 Efficiency



Figure 2. Typical CH2 Efficiency



Figure 3. Typical CH3 Efficiency



LDO Efficiency (0.89VOUT)

Figure 4. Typical LDO Efficiency



Figure 5. CH1 Loop Response - Application Example



Figure 6. CH2 Loop Response - Application Example

Analog Integrated Circuit Device Data Freescale Semiconductor









Figure 9. EN CH2 Start-up



Figure 10. EN CH3 Start-up



VOUT1 VIN (1) 10.0 V 💩 (2) 500mV 🔖 (3) 2 2 \ 230mV 20.0ms 10M points 12 VIN1, 3.4 VOUT1@ 0 A



Figure 11. EN LDO Start-up



16 Jan 2008



Figure 13. CH2 Short-circuit Response



Figure 16. CH2 Transient Response





Figure 15. CH1 Transient Response



Figure 17. CH3 Transient Response



FUNCTIONAL DEVICE OPERATION

INITIALIZATION

When power is first applied to the 34700, the internal regulators and bias circuits need to be up and stable before the power on reset (POR) signal is released. The POR waits until the gate drive regulator's voltage, V_{GREG} , has reached about 4.0 V before it allows the rest of the internal blocks to be enabled.

Each regulator has an independent enable pin. This allows the user to program the power up sequence to suit the application. As each regulator is turned on, it will execute a soft start ramp of the output voltage. This is done to prevent the output voltage from overshooting the regulation point. Without a soft start ramp, the output voltage will ramp up faster than the control loop can typically respond, resulting in overshoot. As a result, the soft start periods for the switching regulators are longer (3.5 ms) than for the linear regulator (0.5 ms). The soft start is active each time the regulator is enabled, after a fault retry, or when the IC power is recycled.

After a successful start-up sequence, where all the regulators are enabled, no faults have occurred, and the output voltage is in regulation, the power good signal goes open drain after a 100 μ s reset delay. A power good true indicates that all the regulators are functioning in normal operation mode.

OPERATIONAL MODES

Each regulator of the 34700 has three basic modes of operation.

NORMAL MODE

In normal mode, the regulator is fully operational. To be in this mode, the 34700 input supply, VIN, needs to be present and within its operating range. The regulator's power input voltage also needs to be present and in range. The ENABLE pin for the regulator needs to be asserted, and the output voltage needs to be in regulation. No over-current or thermal faults are present in normal mode.

STANDBY MODE

In standby mode, the ENABLE pin for the regulator is held low and the regulator is disabled. VIN needs to be present and within its operating range. The regulator's power input is not needed in this mode, but needs to be present and stable before transitioning to normal mode. No faults are present in standby mode. Note that the standby mode consumes the least amount of power.

FAULT MODE

In fault mode, the output is no longer in regulation, or an over-current or a thermal fault is present. To be in this mode the 34700 input supply, VIN needs to be present and within its operating range. The regulator's power input voltage also needs to be present and in range. However, if the power input is outside the operating range, a regulation fault may occur. The ENABLE pin for the regulator needs to be asserted.

PROTECTION FUNCTIONS

The 34700 monitors the regulators for several fault conditions to protect both the system load and the IC from overstress. The response of the 34700 to a fault condition is described as follows.

OUTPUT OVER-VOLTAGE

An over-voltage (OV) condition occurs when the output voltage exceeds the over-voltage threshold, Δ_{OV_TH} . This can occur if the regulator's output is shorted to a supply with a higher output voltage. In this case, the power good signal is pulled low, alerting the host that a fault is present, but the regulator remains active. The regulator will continue to try to regulate the output: DC/DC1 will pulse skip; DC/DC2, 3 will go to minimum duty; and the LDO pass device will go high impedance.

To avoid false trips of the OV monitor, the power good circuit has a 10 μ s glitch filter. Once the output voltage falls below the OV threshold and back into regulation, the fault is cleared and the power good signal goes high.

OUTPUT UNDER-VOLTAGE

An under-voltage (UV) condition occurs when the output voltage falls below the under-voltage threshold, Δ_{UV_TH} . This can occur if the regulator's output is shorted to ground, overloaded, or the power input voltage has decreased. In this case, the power good signal is pulled low, alerting the host that a fault is present, but the regulator remains active. The regulator will continue to try to regulate the output: DC/DC1, 2, 3 will go to maximum duty or current limit; and the LDO pass device will go to a low resistance.

To avoid false trips of the UV monitor, the power good circuit has a 10 μ s glitch filter. Once the output voltage rises above the UV threshold and back into regulation, the fault is cleared and the power good signal goes high.

CURRENT LIMIT

A current limit condition for the switching regulators' occurs when the peak current in the high side power MOSFET exceeds the current limit threshold. The switch current is monitored using a sense FET and a comparator. The sense FET acts as a current detecting device by sampling a fraction of the current in the power MOSFET. This sampled current is compared to an internal reference to determine if the regulator is exceeding the current limit or not.

If the peak switch current reaches the peak current limit threshold (I_{SHORT}), the regulator will start the cycle by cycle current limit operation, the power good signal is pulled low after the 10 μ s glitch filter, and a 10 ms current limit timer (t_{LIM}) begins. The regulator will stay in this mode of operation until one of the following occur:

- The current is reduced back to normal levels before the current limit timer expires and normal operation is resumed.
- The current limit timer expires without regaining normal operation, at which time the regulator turns off. The regulator remains off for a 100 ms retry timeout period (t_{TIMEOUT}), after which the regulator will attempt a soft start cycle.
- The switch current continues to increase until it exceeds the cycle by cycle current limit by approximately 1.0 A. At this point the regulator shuts down immediately. The regulator remains off for a 100 ms retry timeout period (t_{TIMEOUT}), after which the regulator will attempt a soft start cycle.
- The device reaches the thermal shutdown limit (T_{SD}), the regulator turns off.

THERMAL SHUTDOWN

A thermal limit condition occurs when a power device reaches the thermal shutdown threshold (T_{SD}). The temperature of the power MOSFETs in the switching regulators and the LDO are monitored using a thermal sensing transistor located near the power devices.

If the temperature of a switcher or an LDO reaches the thermal shutdown threshold, the switcher or LDO regulator will switch off and the PGOOD output would indicate a fault by

pulling low. The regulator will stay in this mode of operation until the temperature of the die has decreased by the hysteresis value, and the regulator will attempt a soft start cycle.

POWER SUPPLIES

DC/DC1

This is a non-synchronous switching buck regulator, utilizing a feed-forward voltage mode control, with external compensation. This is the only converter in this IC that will regulate from a wide input supply voltage of 9.0 to 18 V. It is capable of generating a 2.0 to 5.25 V output at 1.5 A.

DC/DC2

This is a synchronous switching buck regulator whose input can be fed from DC/DC1, or an external 1.5 to 6.0 V source. It utilizes voltage mode control with external compensation. It is capable of generating a 0.7 to 3.6 V output at 1.25 A.

DC/DC3

This buck regulator is identical to DC/DC2. Note that all three switching regulators switch at 800 kHz, and are 120° out of phase to help reduce system noise and input surge currents.

LDO

This low drop out regulator can feed off of any of the switching regulators or from an external 1.5 to 6.0 V source. The dropout voltage is 250 mV at the rated load. It is capable of generating a 0.7 to 3.6 V output at 400 mA.

DESIGN AND COMPONENT GUIDELINES

INPUT/OUTPUT CONFIGURATION

The 34700 has independent inputs for each regulator. This allows a high degree of flexibility as far as how the IC can be configured.

First, consider what supplies are available in the application, and the input voltage range for each regulator. Only Buck Converter 1 has a 9.0 to 18 V input voltage range. All the other regulators have a 1.5 to 6.0 V input voltage range.

Next, consider the output voltages and currents required, and how best to match them to the 34700. Buck Converter 1 is capable of 2.0 to 5.25 V at 1.5 A, while Buck Converters 2 and 3 are capable of 0.7 to 3.6 V at 1.25 A each. The LDO is capable of 0.7 to 3.6 V at a 400 mA output.

Some sample configurations are show in <u>Figures 19</u> thru <u>21</u>. Note that not all combinations are shown, and all the regulators require an input voltage higher than the output voltage.



Figure 19. General Configuration



Figure 20. Dual Input Supply Configuration



Figure 21. Single Input Supply Configuration

INPUT/OUTPUT POWER

Based on the application specifications and the regulator's configuration, the input and output power requirements need to be checked. For the LDO, the input and output powers are calculated:

$$\begin{aligned} P_{\text{OUT}(\text{LDO})} &= V_{\text{OUT}} \times I_{\text{OUT}} \\ P_{\text{IN}(\text{LDO})} &= V_{\text{IN}} \times I_{\text{IN}} \\ I_{\text{IN}} &= I_{\text{OUT}} \end{aligned}$$

For the buck converters, the input and output powers are calculated:

$$\begin{aligned} \mathbf{P}_{\text{OUT(BUCK)}} &= \mathbf{V}_{\text{OUT}} \times \mathbf{I}_{\text{OUT}} \\ \mathbf{P}_{\text{IN(BUCK)}} &= \frac{P_{OUT(BUCK)}}{\eta} \\ \mathbf{I}_{\text{IN}} &= \frac{\mathbf{P}_{\text{IN(BUCK)}}}{V_{IN}} \end{aligned}$$

Where η is the estimated efficiency of the buck converters, use 0.85 for the initial estimate.

When making the power calculations, be sure to include any input currents from regulators that are connected to the converter as part of the output current. For example, the input currents of Buck Converters 2 and 3 should be added to the system load current of Buck Converter 1 shown in Figure 21. After completing the calculations for all the regulators, check to make sure there are no violations of the power budget – input currents exceeding supply current capabilities, or output currents exceeding the regulator's rating.

MINIMUM/MAXIMUM DUTY LIMIT

Based on the application specifications, the minimum and maximum duty cycle of the buck converters need to be checked against the limits. For Buck Converter 1, there is a minimum limit of 16% and a maximum limit of 68.4%. For Buck Converters 2 and 3 there is a maximum limit of 83.6%. The duty cycle for a buck converter is calculated using:

$$D = \frac{V_{OUT}}{V_{IN}} \times 100\%$$

This equation works for calculating the minimum duty cycle, however, the above formula does not take into account load currents and losses. A more accurate equation for calculating the maximum duty under load follows:

$$D_{MAX} = \frac{V_{OUT} + (R_{DO} + R_{DC}) \times I_{OUT}}{V_{IN(MIN)}} \times 100\%$$

Where R_{DO} is the equivalent dropout resistance of the buck converter and R_{DC} is the DC resistance of the inductor.

Check to make sure all the buck converters are within the duty cycle limit. Converters, where the calculated maximum duty cycle exceeds the limit, run the risk of dropping out of regulation under load. Conversely, the maximum duty cycle limit can be used to predict the maximum load current that can be drawn without the output dropping out of regulation.

$$I_{OUT(MAX)} = \frac{\frac{D_{MAX} \times V_{IN}}{100\%} - V_{OUT}}{(R_{DO} + R_{DC})}$$

LDO DROPOUT AND POWER DISSIPATION

The input of the LDO needs to exceed the output voltage by a minimum of 250 mV, in order to maintain regulation. If the input voltage falls below the dropout level, the output voltage will also start to fall and begin to track the input voltage down. However, choosing an input voltage that exceeds the output voltage by a large amount is not recommended either. This is due to increased power dissipation. The linear regulators power dissipation is calculated using:

$$P_{\text{DISS}} = (V_{\text{OUT}} - V_{\text{IN}}) \times I_{\text{OUT}}$$

Since the maximum power dissipation for the LDO is 375 mW, the user can determine what the limits are for the LDO's input voltage.

$$V_{OUT} + 0.25V \le V_{IN} \le V_{OUT} + \frac{0.375}{I_{OUT}}$$

CASCADED OPERATION, SEQUENCING, AND LEAKAGE

When the 34700 is configured for cascaded operation, where the output of one regulator powers the input of another regulator (see Figure 21), the startup sequence also needs to be cascaded. The output voltage of the first regulator needs to be up and stable before enabling the downstream regulator, otherwise startup overshoot can occur.

Even without being configured for cascaded operation, the user may prefer the cascaded sequence to prevent startup latch-up or race conditions. With the four independent enables provided, the user can program any power up sequence that the application requires. The enable pins can be controlled by a host processor, a programmable logic device, or a power supply sequencer IC. If the application requires a simpler implementation of the cascaded sequence startup, a single enable signal can be used to start the first regulator in the sequence. When the first regulator is near or in regulation, its output is used to enable the next regulator in the sequence. See Figure 22. Note that there is a time delay from when the enable signal is asserted, until when the soft start ramp begins. For Buck Converter 1, the delay is typically 1.0 ms. For Buck Converter 2 and 3, the delay is typically 160 µs.

When sequencing the regulators on, one parameter that must be considered is the leakage specification. Buck Converters 2 and 3 exhibit 400 μ A of leakage current between VIN and the switch node. This results in the output voltage floating up if the load impedance is high. In cases where the output voltage is floating, it is recommended adding a 1.0 KOhm resistor between the output and ground.



Figure 22. 34700 Cascade Sequence

SHUTDOWN SEQUENCE

The shutdown sequence is controlled by the enable pins. By pulling the ENABLE pin low or letting it float, the corresponding regulator is disabled. If the application is being controlled by the host processor or programmable logic device, the regulators can be shutdown in any order. Most power supply sequencer ICs shutdown the regulators in the reverse order of their startup. The first regulator that is turned on is the last regulator to be turned off. For the single ENABLE pin sequencer shown in <u>Figure 22</u>, the shutdown order is the same as for startup; the first regulator that is turned on, is the first regulator turned off.

LAYOUT GUIDELINES

The layout of any switching regulator requires careful consideration. First, there are high di/dt signals present, and the traces carrying these signals need to be kept as short and as wide as possible to minimize the trace inductance, and therefore reduce the voltage spikes they can create. To do this an understanding of the major current carrying loops is

important. See Figure 23. These loops, and their associated components, should be placed in such a way as to minimize the loop size to prevent coupling to other parts of the circuit. Also, the current carrying power traces and their associated return traces should run adjacent to one another, to minimize the amount of noise coupling. If sensitive traces must cross the current carrying traces, they should be made perpendicular to one another to reduce field interaction.

Second, small signal components which connect to sensitive nodes need consideration. The critical small signal components are the ones associated with the feedback circuit. The high impedance input of the error amp is especially sensitive to noise, and the feedback and compensation components should be placed as far from the switch node, and as close to the input of the error amplifier as possible. Other critical small signal components include the bypass capacitors for VIN, VGREG, and VDDI. Locate the bypass capacitors as close to the pin as possible. The use of a multi-layer printed circuit board is recommended. Dedicate one layer, usually the layer under the top layer, as a ground plane. Make all critical component ground connections with vias to this layer. Make sure that the power grounds, GND2 and GND3, are connected directly to the ground plane and not routed through the thermal pad or analog ground. Dedicate another layer as a power plane and split this plane into local areas for common voltage nets.

The IC input supply (VIN) should be connected through an RC filter to the 9.0 to 18 V input supply, to prevent noise from Buck Regulator 1's power input (VIN1) from injecting switching noise into the analog circuitry. If possible, further isolation can be made by routing a dedicated trace for VIN, and a separate trace for VIN1.

In order to effectively transfer heat from the top layer to the ground plane and other layers of the printed circuit board, thermal vias need to be used in the thermal pad design. It is recommended that 5 to 9 vias be spaced evenly and have a finished diameter of 0.3 mm.





COMPONENT SELECTION

Setting the Output Voltage

For all the regulators, the feedback resistor divider sets the output voltage. See Figure 24 for the feedback and compensation components referred to in the equations. For the buck regulators, choose a value of about 20 K for the upper resistor, and calculate the lower resistor using the following equations:

$$R_{BOT} = \frac{R_{TOP} \times V_{REF}}{V_{OUT} - V_{REF}}$$
$$V_{OUT} = V_{REF} \left(\frac{R_{TOP}}{R_{BOT}} + 1\right)$$

where, V_{REF} = 0.7 V

For the LDO regulator choose a value of about 10 K for the lower resistor, and calculate the upper resistor using the following equations:

$$R_{TOP} = R_{BOT} \left(\frac{V_{OUT}}{V_{REF}} - 1 \right)$$
$$V_{OUT} = V_{REF} \left(\frac{R_{TOP}}{R_{BOT}} + 1 \right)$$

where, V_{REF} = 0.7 V

Choose the closest standard resistance values, check the output voltage by using the equations above, and adjust the values if necessary.

Setting the Enable for Cascade Sequencing

For the cascaded startup sequence shown in Figure 22, the resistor divider sets the output voltage level where the

next the next regulator in the sequence will start or shutdown. For top resistors R1, R3, and R5, choose a value of 10 K, and calculate the value for the bottom resistors R2, R4, and R6, using the following equation:

$$R_{BOT} = \frac{0.78 \times R_{TOP}}{0.95 V_{OUT} - 0.78}$$

where, V_{OUT} is the value calculated above using standard value resistors.

Choose the closest standard resistance values and check the output voltage levels that enable and disable the regulator in sequence, using the following equations, and adjust if necessary:

$$V_{OUT(EN)} = 0.78 \left(\frac{R_{TOP} + R_{BOT}}{R_{BOT}} \right)$$
$$V_{OUT(DISABLE)} = 0.61 \left(\frac{R_{TOP} + R_{BOT}}{R_{BOT}} \right)$$

These equations should give an enable of ~95% of $V_{OUT},$ and a disable of ~75% of $V_{OUT}.$

Catch Diode

An external catch diode is required for Buck Converter 1 to provide a return path for the inductor current when the high side switch is off. The catch diode should be located close to the 34700 and connected using short, wide traces. See the Layout Guidelines for more details.

It is recommended to use a Schottky diode, due to their low forward voltage drop and fast switching speed. This provides the best efficiency and performance, and is especially true when the output voltage is less than 5.0 V. Choose a Schottky with a 2.0 to 3.0 A average output current rating and a reverse voltage specified for 30 V.

Inductor

The output inductor is sized to meet the output voltage ripple requirements, and to minimize the load transient response time. For continuous conduction mode (CCM) operation, where the inductor does not fully discharge during the switch off time, and assuming an ideal switch and catch diode, the following equation is used:

$$\mathbf{L} = \left(\mathbf{V}_{\text{IN(MAX)}} - \mathbf{V}_{\text{OUT}}\right) \times \frac{\mathbf{V}_{\text{OUT}}}{\mathbf{V}_{\text{IN(MAX)}}} \times \frac{1}{\mathbf{f}_{\text{SW}}} \times \frac{1}{N \times I_{OUT(MAX)}}$$

where, ${\rm f}_{\rm SW}$ is the switching frequency and N is the ripple current to output current ratio.

A high ripple current to output current ratio gives improved load transient response, but also increases output ripple, and results in lower efficiency. A value of 0.3 to 0.4 for N represents a good trade off between efficiency, ripple, and load transient response.

After calculating a value for the inductor, choose the closest standard value and then determine the ripple current and peak current using the following equations:

$$\Delta I_{L} = \frac{\left(V_{IN(MAX)} - V_{OUT}\right)}{L} \times \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{1}{f_{SW}}$$
$$I_{PEAK} = I_{OUT(MAX)} + \frac{\Delta I_{L}}{2}$$

The peak inductor current determines the required saturation current rating of the inductor. Choose an inductor with a saturation current rating that's large enough to compensate for circuit tolerances. The minimum acceptable margin for this purpose is at least 20% above the calculated rating.

To minimize copper losses, choose an inductor with the lowest possible DCR. As a general rule of thumb, look for a DCR of approximately 5.0 mOhms per μ H of inductance.

Output Capacitor

The output capacitor is required to minimize the voltage overshoot and undershoot in response to load transients, and to reduce the ripple present at the output of a buck regulator. The same holds true for the linear regulator.

For the LDO, a 10 μ F, low ESR capacitor is required as the output capacitor. Other values may result in instability. Make sure the capacitor has good temperature characteristics, and a suitable voltage rating. As a general rule, choose ceramic capacitors with a X5R, or X7R dielectric and a voltage rating of 1.5 to 2 times the output voltage, but check with the manufacturer for detailed information.

For the buck converters, large transient load overshoots are caused by insufficient capacitance, and large voltage ripple is caused by insufficient capacitance, as well as high equivalent series resistance (ESR) in the capacitor. To meet the application requirements, the output capacitor must be specified with ample capacitance and low ESR.

To deal with overshoot, where the output voltage overshoots its regulated value when a full load is removed from the output, the output capacitor must be large enough to prevent the energy stored in the inductor from causing the voltage to spike above the specified maximum output voltage. The amount of capacitance required can be estimated using the following equation:

$$C_{OUT} = \frac{L(I_{PEAK})^{2}}{(\Delta V + V_{OUT})^{2} - V_{OUT}^{2}}$$

where, ΔV is the maximum output voltage overshoot.

Allow a 20% capacitance tolerance and choose the closest standard value.

The ESR of the output capacitor usually dominates the output voltage ripple. The maximum ESR can be calculated using the equation:

$$C_{ESR} = \frac{V_{RIPPLE}}{\Delta I_{I}}$$

where, V_{RIPPLE} is the specified ripple voltage allowed.

Input Capacitor

Generally, a mix of bypass capacitors is used for the input supply. Use a small ceramic capacitor for high frequency decoupling, and bulk capacitors to supply the surge of current required each time the high side MOSFET turns on. Place the small ceramic capacitor close to the power input pins.

For reliable operation, select the bulk input capacitors with voltage and RMS ripple current ratings above the maximum input voltage, and the largest RMS current required by the application. As a general guideline, the capacitor's voltage rating should be around 1.5 times the maximum input voltage, but the manufacturer's de-rating information should be followed. The RMS ripple current rating that the bulk input capacitors require can be estimated by the following equation:

$$I_{IN(RMS)} = I_{OUT} \sqrt{D - D^2}$$

where D = V_{OUT}/V_{IN} .

The worst case occurs when $V_{IN} = 2 \times V_{OUT}$, yielding a worst case ripple current of $I_{IN(RMS)} = I_{OUT}/2$.

The bulk input capacitance required for a buck converter depends on the impedance of the input supply. For common laboratory supplies, 10 to 20 μ F of capacitance per ampere of input ripple current is usually sufficient. Use this general guideline as a starting point and adjust the input capacitance based on actual test results.

Tantalum capacitors can be used as input capacitors, but proper de-rating must be used or they can fail "short" and present a fire hazard. Ceramic capacitors and aluminum electrolytic capacitors don't have this failure mechanism, making them a preferred choice. However, ceramic capacitors can exhibit piezo effect and emit an audible buzz. Polymer capacitors do not have this audible noise problem, but they can also fail "short". However, polymer capacitors are much more robust than tantalums, and therefore are suitable as input capacitors. Consult the manufacturer for more information on the use and de-rating of capacitors.

Bootstrap Capacitor

The external bootstrap capacitor is part of a charge pump circuit which is used to drive the gate of the high side N-MOSFET. This capacitor develops a floating voltage supply

which is referenced to the switch node (SW) or the source of the high side MOSFET. The bootstrap capacitor is charged every cycle, when the low side MOSFET or the catch diode conducts, to a voltage of about V_{GREG}. To turn the high side switch on, the bootstrap capacitor needs to be large enough to charge the gate-source capacitance of the N-MOSFET without a significant drop in voltage. For the 34700 the bootstrap capacitor should be 0.1 $\mu F.$

Compensation

The voltage mode buck converters used in the 34700 require a Type III compensation network as shown in Figure 24. The Type III network utilizes two zeroes to give a phase boost of 180°. This phase boost is necessary to counteract the double pole of the output LC filter.



Figure 24. Type III Compensation Network

The closed loop transfer function is comprised of the modulator, the filter, and the compensation transfer functions. Before we can determine the compensation we need to first calculate the gains and break frequencies of the modulator and filter.

$$G_{MOD} = \frac{D_{MAX} \times V_{IN}}{V_{RAMP}}$$

where, G_{MOD} is the modulator gain, and D_{MAX} and V_{RAMP} are given in the electrical table.

$$f_{LC} = \frac{1}{2\pi\sqrt{L \times C}}$$

where, f_{LC} is the location of the LC filter double pole.

$$f_{ESR} = \frac{1}{2\pi \times C \times ESR}$$

where, f_{ESR} is the location of the ESR zero, and ESR is the equivalent series resistance of the output capacitors.

As shown in Figure 24, the compensation network consists of the error amplifier (internal to the 34700), and the

FUNCTIONAL DEVICE OPERATION DESIGN AND COMPONENT GUIDELINES

external resistors and capacitors. If designed properly, the compensation network will yield a closed loop transfer function with a high cross-over (0 dB) frequency, and adequate phase margin to be stable. Use the following steps to calculate the compensation components.

1. Using the value for R_{TOP} and R_{BOT} , selected in the Setting the Output Voltage section, calculate the value of R_{COMP} for the desired converter bandwidth, f₀. Typically f₀ is chosen to be 1/10th of the switching frequency.

$$\mathbf{R}_{\text{COMP}} = \frac{\mathbf{V}_{\text{RAMP}} \times \mathbf{R}_{\text{TOP}} \times \mathbf{f}_{0}}{\mathbf{D}_{MAX} \times \mathbf{V}_{\text{IN}} \times \mathbf{f}_{\text{LC}}}$$

This will set the high frequency gain of the error amplifier (R_{COMP}/R_{TOP}) , and shift the open loop gain up to give the desired bandwidth.

 Using the value for R_{COMP}, calculate the value of C_{COMP}, to place a zero, to cancel one of the double poles. This zero (f_{Z1}) is placed at a fraction of the LC double pole frequency.

$$C_{\text{COMP}} = \frac{1}{2\pi \times R_{\text{COMP}} \times K_{\text{LC}} \times f_{\text{LC}}}$$

where, $s(f) = j \cdot 2\pi \cdot f$

where, K_{LC} is the fraction of the LC filter frequency = f_{Z1}/f_{LC} . Typical values for K_{LC} are 0.2 to 0.7, but begin with 0.5.

 Using the values of R_{COMP} and C_{COMP}, calculate the value of C₂ to place a pole (f_{P1}) at the ESR zero frequency. Note that if ceramic capacitors are used for the output capacitors, the ESR zero will be at a very high frequency, making the calculated value of C_2 very small. If this is the case, C_2 may not be needed, saving a component and space.

$$C_2 = \frac{C_{\text{COMP}}}{(2\pi \times R_{\text{COMP}} \times C_{\text{COMP}} \times f_{\text{ESR}}) - 1}$$

 Calculate the value of R_{ff} and C_{ff}, to place a zero (f_{Z2}) at the LC double pole frequency, and a pole (f_{P2}) at half the switching frequency.

$$R_{ff} = \frac{R_{TOP}}{\left(\frac{f_{SW}}{2 \times f_{LC}}\right) - 1}$$
$$C_{ff} = \frac{1}{\pi \times R_{ff} \times f_{SW}}$$

Choose the closest standard value for the compensation components. Although precision components are not required, do not use poor quality components that have large tolerances over-temperature. As a double check, it is recommended to use a mathematical model to plot the closed loop response. Check that the closed loop gain is within the error amplifier's open loop gain, and there is enough phase margin, and make adjustments as necessary. A stable control loop has a gain crossing with close to

-20dB/decade, and a phase margin of at least 45°. The following equations describe the frequency response of the modulator, feedback compensation, and the closed loop.

$$\begin{split} G_{\text{MOD}}(f) &= \frac{D_{\text{MAX}} \times V_{\text{IN}}}{V_{\text{RAMP}}} \cdot \frac{1 + s(f) \cdot \text{ESR} \cdot \text{C}}{1 + s(f) \cdot (\text{ESR} + \text{DCR}) \cdot \text{C} + s^{2}(f) \cdot \text{L} \cdot \text{C}} \\ H_{\text{COMP}}(f) &= \frac{1 + s(f) \cdot \text{R}_{\text{COMP}} \cdot \text{C}_{\text{COMP}}}{s(f) \cdot \text{R}_{\text{TOP}} \cdot (\text{C}_{\text{COMP}} + \text{C}_{2})} \cdot \frac{1 + s(f) \cdot (\text{R}_{\text{TOP}} + \text{R}_{\text{ff}}) \cdot \text{C}_{\text{ff}}}{1 + s(f) \cdot \text{R}_{\text{ff}} \cdot \text{C}_{\text{ff}} \cdot \left(1 + s(f) \cdot \text{R}_{\text{COMP}} \cdot \left(\frac{\text{C}_{\text{COMP}} \cdot \text{C}_{2}}{\text{C}_{\text{COMP}} + \text{C}_{2}}\right)\right)} \\ G_{\text{CL}}(f) &= G_{\text{MOD}}(f) \cdot H_{\text{COMP}}(f) \end{split}$$

A more intuitive representation of the mathematical model, is an asymptotic bode plot of the buck converter's gain versus frequency, as shown in Figure 25. Use of the previous steps should result in a compensation gain similar to the one shown in the bode plot. The open loop error amplifier gain bounds the compensation gain. Check the compensation gain at fP1 or f_{P2}, whichever is greater, against the capabilities of the error amplifier. For reference, the equations for the



Figure 25. Bode Plot of the Buck Converter

APPLICATION EXAMPLE



Figure 26. 34700 Typical Application

BILL OF MATERIAL

Table 1. MC34700 Bill of Material

ltem	Qty	Part Designer	Value/Rating	Part Number/ Manufacturer
R1	1	201/402/603 Metal or Thin Film Resistors	200 Ω	
R2	1	201/402/603 Metal or Thin Film Resistors	18.0 kΩ	
R3	1	201/402/603 Metal or Thin Film Resistors	4.70 kΩ	
R4	1	201/402/603 Metal or Thin Film Resistors	3.60 kΩ	
R5, R16	2	201/402/603 Metal or Thin Film Resistors	10.0 kΩ	
R6	1	201/402/603 Metal or Thin Film Resistors	4.7 Ω	
R7	1	201/402/603 Metal or Thin Film Resistors	680 Ω	
R8	1	201/402/603 Metal or Thin Film Resistors	15.8 kΩ	
R9	1	201/402/603 Metal or Thin Film Resistors	6.19 kΩ	
R10	1	201/402/603 Metal or Thin Film Resistors	15.0 kΩ	
R11	1	201/402/603 Metal or Thin Film Resistors	5.6 kΩ	
R12	1	201/402/603 Metal or Thin Film Resistors	24.0 kΩ	
R13	1	201/402/603 Metal or Thin Film Resistors	150 Ω	
R14	1	201/402/603 Metal or Thin Film Resistors	20.0 kΩ	
R15	1	201/402/603 Metal or Thin Film Resistors	2.87 kΩ	
C1, C2	2	25V 1210/1206 MLCC Capacitors X5R/X7R	22 μF	
C3, C19	2	50V 0402/0603 MLCC Capacitors COG	560 pF	
C4, C20, C23	3	50V 0402/0603 MLCC Capacitors COG	22 pF	
C5	1	50V 0402/0603 MLCC Capacitors X5R/X7R	2700 pF	
C6 - C10, C18, C25	7	25V 0402/0603 MLCC Capacitors X5R/X7R	1.0 μF	
C11-C13, C15, C16, C27 - C29	8	10V 1210/1206 MLCC Capacitors X5R/X7R	10 µF	
C14, C17, C26	3	25V 0402/0603 MLCC Capacitors X5R/X7R	0.1 μF	
C21, C22	2	50V 0402/0603 MLCC Capacitors X5R/X7R	1000 pF	
C24	2	50V 0402/0603 MLCC Capacitors X5R/X7R	1200 pF	
L1, L2, L3	3	3A Shielded Inductor	4.7 μΗ	
D1	1	2A, 30V Schottky Diode	B230A	

Note:

Freescale does not assume liability, endorse, or warrant components from external manufacturers that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customer's responsibility to validate their application.

PACKAGE DIMENSIONS

For the most current package revision, visit <u>www.freescale.com</u> and perform a "keyword" search using the 98AXXXXXXX listed.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED		DOCUMENT NO): 98ASA10800D	REV: O
FLAT NON-LEADED PACKA 32 TERMINAL, 0.50 PITCH (CASE NUMBER	2: 1972–01	29 AUG 2007	
3.5 X 3.5 EP, CASE O	STANDARD: NO	DN-JEDEC		

EP SUFFIX (Pb FREE) 32-PIN 98ASA10800D REVISION D



DETAIL M PIN 1 BACKSIDE IDENTIFIER



© FREESCALE SEMICONDUCTOR, INC.
ALL RIGHTS RESERVED.MECHANICAL OUTLINEPRINT VERSION NOT TO SCALETITLE:THERMALLY ENHANCED QUAD
FLAT NON-LEADED PACKAGE (QFN)
32 TERMINAL, 0.50 PITCH (5 X 5 X 1)
3.5 X 3.5 EP, CASE OUTLINEDOCUMENT NO: 98ASA10800D
CASE NUMBER: 1972-01REV: 0
29 AUG 2007STANDARD: NON-JEDEC

EP SUFFIX (Pb FREE) 32-PIN 98ASA10800D REVISION D



NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. RADIUS ON TERMINAL IS OPTIONAL.

/4. COPLANARITY APPLIES TO LEADS, AND DIE ATTACH PAD.

5. MINIMUM METAL GAP SHOULD BE 0.2 MM.

EP SUFFIX (Pb FREE) 32-PIN 98ASA10800D REVISION D

INTERNAL REVISION HISTORY

REVISION	DATE	DESCRIPTION OF CHANGES
1.0	4/2008	Initial release
2.0	4/2008	Changed the 98A package drawing from 98ARE10566D to 98ASA10800D
3.0	5/2008	Corrected error on MC34700 Simplified Application Diagram on page 1
4.0	6/2008	Changed category from "Advance Information" to "Technical Data"
5.0	6/2009	 Converted the datasheet to the PMMIC format Added waveforms

How to Reach Us:

Home Page:

www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009. All rights reserved.

MC34700 Rev. 5.0 10/2009